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ABSTRACT 
 
SPATIAL INHOMOGENEOUS BARRIER HEIGHTS AT GRAPHENE/ SEMICONDUCTOR 
SCHOTTKY JUNCTIONS 
 
by 
 
Dushyant Tomer 
 
The University of Wisconsin – Milwaukee, 2016 
Under the Supervision of Professor Lian Li 
 
 
Graphene, a semimetal with linear energy dispersion, forms Schottky junction when interfaced 
with a semiconductor. This dissertation presents temperature dependent current-voltage and 
scanning tunneling microscopy/spectroscopy (STM/S) measurements performed on graphene 
Schottky junctions formed with both three and two dimensional semiconductors.  
To fabricate Schottky junctions, we transfer chemical vapor deposited monolayer graphene 
onto Si- and C-face SiC, Si, GaAs and MoS2 semiconducting substrates using polymer assisted 
chemical method. We observe three main type of intrinsic spatial inhomogeneities, graphene 
ripples, ridges and semiconductor steps in STM imaging that can exist at graphene/semiconductor 
junctions. Tunneling spectroscopy measurements reveal fluctuations in graphene Dirac point 
position, which is directly related to the Schottky barrier height. We find a direct correlation of 
Dirac point variation with the topographic undulations of graphene ripples at the graphene/SiC 
junction. However, no such correlation is established at graphene/Si and Graphene/GaAs junctions 
and Dirac point variations are attributed to surface states and trapped charges at the interface. In 
addition to graphene ripples and ridges, we also observe atomic scale moiré patterns at 
graphene/MoS2 junction due to van der Waals interaction at the interface. Periodic topographic 
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modulations due to moiré pattern do not lead to local variation in graphene Dirac point, indicating 
that moiré pattern does not contribute to fluctuations in electronic properties of the heterojunction.   
We perform temperature dependent current-voltage measurements to investigate the 
impact of topographic inhomogeneities on electrical properties of the Schottky junctions. We 
observe temperature dependence in junction parameters, such as Schottky barrier height and 
ideality factor, for all types of Schottky junctions in forward bias measurements. Standard 
thermionic emission theory which assumes a perfect smooth interface fails to explain such 
behavior, hence, we apply a modified emission theory with Gaussian distribution of Schottky 
barrier heights. The modified theory, applicable to inhomogeneous interfaces, explains the 
temperature dependent behavior of our Schottky junctions and gives a temperature independent 
mean barrier height. We attribute the inhomogeneous barrier height to the presence of graphene 
ripples and ridges in case of SiC and MoS2 while surface states and trapped charges at the interface 
is dominating in Si and GaAs. 
 Additionally, we observe bias dependent current and barrier height in reverse bias regime 
also for all Schottky junctions. To explain such behavior, we consider two types of reverse bias 
conduction mechanisms; Poole-Frenkel and Schottky emission. We find that Poole-Frenkel 
emission explains the characteristics of graphene/SiC junctions very well. However, both the 
mechanism fails to interpret the behavior of graphene/Si and graphene/GaAs Schottky junctions. 
These findings provide insight into the fundamental physics at the interface of 
graphene/semiconductor junctions. 
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Chapter 1 
Introduction 
 
Most of the modern semiconductor industry is based on silicon that has a small band gap (1.12 
eV), lower cost and relatively large working temperature range (-65 to150oC) [1-3]. On the other 
hand SiC, GaAs and other semiconductors are useful in more specific applications such as high 
power or photovoltaic devices [4, 5]. However, silicon and other semiconductor devices are 
reaching to their limits in fabrication and performance due to a continuous demand of smaller size 
electronic components [6]. Therefore, new materials with improved electronic properties at smaller 
scale are required for the development of next generation electronic devices. In the search of such 
new materials, two dimensional (2D) materials offer a possible solution due to their planar 
structures with a thickness of less than a nanometer.   
Graphene, a monolayer of carbon atoms, is among the few promising 2D materials because 
of its high electron mobility [105 cm2/Vs], excellent thermal conductivity [5300 W/mK], large 
Young’s modulus [~2.5 Tpa], superior intrinsic carrier velocity [106 cm/s] and chemically inert 
nature [7-10]. Despite having all these qualities, graphene cannot be used all alone in the industry 
because of its 2D nature that still requires a substrate to support it. It is speculated that the graphene 
heterojunctions with supporting substrate might play an important role in future hybrid electronic 
systems. Of particular interest is graphene/semiconductor Schottky junctions which have been 
demonstrated in solar cells, photodetectors, gas sensors, and barristor [11-18]. Despite its use in 
various applications, only few studies have been performed to understand the physics of the 
graphene/semiconductor interface [19-22]. In most of the studies, thermionic emission (TE) theory 
is used to extract the Schottky barrier height and ideality factor of graphene/semiconductor 
Schottky junctions, however, TE theory failed to explain the observed temperature dependence of 
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barrier height and ideality factor. For conventional metal/semiconductor Schottky junctions, such 
behavior is attributed to interface inhomogeneities coming from defects/atomic steps in 
semiconductor and thickness modulation/grain boundaries in metal [23].  
In graphene/SiC Schottky junctions, fluctuations in graphene’s Dirac point position 
originated from inhomogeneous interface has been observed [24]. The presence of graphene 
ripples and ridges has been speculated as the sources of such inhomogeneous interface. However, 
a direct correlation in temperature dependent electrical properties and spatial inhomogeneous 
interface has not been known yet. Answer of such question is crucial for the graphene based 
electronic industry. In this dissertation our focus is on the investigation of possible sources of 
interface inhomogeneities in graphene/ semiconductor Schottky junctions. Furthermore, a direct 
correlation in spatial inhomogeneous interface and electrical transport properties is also established 
for such Schottky junctions. This dissertation consists of nine chapter including introduction.  
Chapter 2 reviews the physics of conventional metal-semiconductor Schottky junctions. The 
formation of ideal Schottky junction is discussed in section 2.1, followed by non-ideal 
contributions in section 2.2.  Transport mechanisms in forward and reverse biased Schottky 
junctions are discussed in section 2.3. The experimental methods of barrier height measurements 
and models to explain barrier inhomogeneity are discussed in section 2.4 and 2.5 respectively.  
Chapter 3 provides a brief introduction of electrical properties of graphene in the section 3.1. 
Detailed description of graphene synthesis using chemical vapor deposition and its transfer process 
onto an arbitrary substrate is presented in the section 3.2. 
Chapter 4 lays out the photolithography methods used to fabricate graphene Schottky diode. 
Furthermore, it explains the working principle of the two main characterization techniques used in 
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this dissertation; temperature dependent current-voltage (I-V) measurements and scanning 
tunneling microscopy/spectroscopy (STM/S). 
Chapter 5 presents STM/S and temperature dependent I-V measurements of graphene Schottky 
junctions with chemically inert Si- and C-face SiC substrates. Here, temperature dependence of 
junction parameters is found directly correlated to topographic corrugations in absence of interface 
states. 
Chapter 6 explains STM/S and temperature dependent I-V measurements of graphene/Si and 
graphene/GaAs Schottky junctions. Similar to graphene/SiC case, a temperature dependence of 
junction parameters is observed. However, no direct correlation is found in topographic 
corrugations and junction parameters that is further attributed to presence of interface states. 
2D layered semiconductors such MoS2 are suggested as an alternate substrate to overcome the 
previously discussed issue of spatial inhomogeneities. The temperature dependent I-V 
characteristics and STM/S measurements of graphene/MoS2 Schottky junctions are presented in 
chapter 7. Similar to conventional semiconductor case, a temperature dependence of junction 
parameters is observed in graphene/MoS2 junction too. Such behavior is clearly opposite to the 
speculation of atomically flat interface between graphene and MoS2 and attributed to graphene 
ripples and ridges. 
Chapter 8 explains the temperature and electric field dependence of the reverse bias current (and 
barrier height) in graphene/semiconductor Schottky junctions. Poole-Frenkel conduction 
mechanism is found dominating in graphene/SiC junctions which explains the field dependence of 
barrier height. However, such behavior could not be explained neither by Poole-Frenkel nor by 
Schottky emission mechanism in graphene/GaAs and graphene/Si junctions.  
Chapter 9 concludes the dissertation and provides future prospects. 
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Chapter 2 
 Schottky Junctions Basics 
 
2.1 Introduction 
A rectifying metal-semiconductor junction is known as a Schottky junction after German Physicist 
W. H. Schottky who first proposed a model of the barrier formation [1]. In the beginning of the 
20th century, Schottky contacts were fabricated by employing a sharpened metallic wire in contact 
with an exposed semiconductor surface which proved to be useful in early radio wave detectors. 
However, due to their unreliable characteristics, such contacts were replaced by rectifiers obtained 
by deposition of a thin metal film on a clean semiconductor surface. Since then Schottky rectifiers 
have played an essential role in many electronic and optoelectronic devices.    
 In this chapter, the formation of ideal Schottky junctions and a description of the 
electrostatics present in such junctions is discussed in section 2.1.1 and 2.1.2, respectively. Non-
ideal contributions to Schottky junctions are presented in section 2.1.3. The carrier transport 
mechanism in the forward bias regime is given in section 2.2, followed by a discussion of the 
reverse bias conduction mechanism in section 2.3. Different methods to measure the Schottky 
barrier height are given in section 2.4. In section 2.5, sources of barrier height inhomogeneity and 
models to explain those are discussed. 
2.1.1 Formation of ideal Schottky junction 
A Schottky junction is formed when a metal comes into contact with a semiconductor. The 
difference in their respective work functions forms an energy barrier at the interface, called 
Schottky barrier [1]. The Schottky barrier height (SBH) of an ideal metal/n-type semiconductor 
(M-S) junction can be expressed using the Schottky-Mott model [2, 3] 
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𝝓𝑩 = 𝜱𝑴 − 𝝌 [2.1] 
where 𝜙𝐵  is the Schottky barrier height, 𝛷𝑀 is metal work function and 𝜒 is electron affinity of 
the semiconductor. It is important to mention that the contribution from interface states and barrier 
lowering due to an image force is not considered in an ideal junction [2, 3]. 
 The schematic energy band diagram of an isolated metal and n-type semiconductor is 
shown in Fig. 2.1 (a). The vacuum level 𝐸0 is shown as a reference level. The work function (𝛷) 
of a material is the minimum energy required to remove one electron from a solid to a point in the 
vacuum and it is equal to the energy difference between the vacuum level (𝐸0) and the Fermi 
energy (𝐸𝐹) of the material. For metals, 𝛷𝑀 is an invariant quantity because 𝐸𝐶 ≈ 𝐸𝐹, where 𝐸𝐶 is 
conduction band energy. However, the semiconductor work function (𝛷𝑆 = (𝐸0 − 𝐸𝐹)) is a 
function of 𝐸𝐹 that depends on doping, therefore, another constant quantity 𝜒 is used in Equation 
[2.1]. This parameter can be expressed as the difference in vacuum and conduction band energies 
i.e. 𝜒 = 𝐸0 − 𝐸𝐶. Before making contact, the Fermi level of the semiconductor is higher than that 
of the metal. However, once both are brought into contact, electrons flow from the semiconductor 
into the lower energy states of the metal to establish an equilibrium Fermi level as shown in Fig. 
2.1 (b). Here, 𝜙𝐵 is the potential barrier seen by the electrons travelling from the metal to the 
semiconductor. The magnitude of 𝜙𝐵 can be obtained from Equation [2.1]. A similar energy barrier 
is seen by the semiconductor conduction band electrons who move into the metal. This barrier is 
called the built-in potential (𝑉𝑏𝑖) and given as 
𝑉𝑏𝑖 = 𝜙𝐵 − 𝛷𝑆 = 𝜙𝐵 − (𝐸𝐶 − 𝐸𝐹) =  𝜙𝐵 − 𝑘𝑇 𝑙𝑛
𝑁𝐶
𝑁𝐷
                      [2.2] 
where  𝑁𝐶 and 𝑁𝐷 are the effective density of states of the conduction band and the donor 
concentrations of an n-type semiconductor, respectively. 
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 When a positive voltage is applied to the semiconductor with respect to the metal, the metal 
to semiconductor barrier 𝜙𝐵 remains constant but the semiconductor to metal barrier 𝑉𝑏𝑖 increases 
which prohibits electron flow from the semiconductor to the metal [4]. Under this condition the 
device is said to be reverse biased. Conversely, in the forward bias regime (negative voltage to the 
semiconductor with respect to positive metal) 𝑉𝑏𝑖 is reduced while 𝜙𝐵 again remains constant. The 
lowering of the barrier allows electrons to flow more easily from the semiconductor into the metal. 
The energy band diagrams for both reverse and forward bias conditions are shown in Fig. 2.2 (a) 
and (b).  
 It is important to mention that a Schottky junction between a metal and an n-type 
semiconductor forms only if 𝛷𝑆 < 𝛷𝑀. When 𝛷𝑆 > 𝛷𝑀, the majority charge carriers can move 
freely from the metal into the semiconductor without being opposed by a barrier. This type of M-
S contact is called an Ohmic contact. The energy band representation of a M-S (n-type) Ohmic 
contact is shown in Fig. 2.3 (a) and (b). Oppositely for a metal-p-type semiconductor junction one 
can have Ohmic contact for 𝛷𝑆 < 𝛷𝑀 and Schottky contact for 𝛷𝑆 > 𝛷𝑀. The barrier height of an 
ideal metal-p-type semiconductor Schottky junction can be expressed by [4] 
(𝜙𝐵)𝑝−𝑡𝑦𝑝𝑒 = 
𝐸𝑔
𝑞
− (𝛷𝑀 − 𝜒) =
𝐸𝑔
𝑞
− (𝜙𝐵)𝑛−𝑡𝑦𝑝𝑒               [2.3] 
 
All possible combinations of metal-semiconductor junctions are given in Table 2.1: 
Work function relation n-type semiconductor p-type semiconductor 
𝜙𝑆 < 𝜙𝑀 Schottky Ohmic 
𝜙𝑆 > 𝜙𝑀 Ohmic  Schottky 
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2.1.2 Electrostatics of a Schottky junction 
One needs to solve Poisson’s equation for a better understanding of a Schottky junction. The 
solution of Poisson’s equation gives information about the spatial variation of the electric potential 
and field, the depletion layer width, and the capacitance of a Schottky junction. In Schottky 
junctions, charge depletes from the M-S interface into the bulk of semiconductor to form a 
depletion region where the Poisson’s equation is given by [4] 
𝒅𝟐𝑽(𝒙)
𝒅𝒙𝟐
= −
𝝆
𝝐𝑺
 [2.4] 
where 𝜖𝑆 is the dielectric constant of the semiconductor. We approximate the charge density as a 
step function and the charge density distribution in depletion region (of width W) can be given as  
𝝆(𝒙) = {
𝒒𝑵𝑫 ……………………… . 𝟎 ≤ 𝒙 ≤ 𝑾
𝟎………… . . ………………… . 𝒙 > 𝑾
  [2.5] 
The above equation serves as boundary conditions for Equation [2.4]. No consideration is needed 
for a metal because of a zero electric field and constant potential inside a metal. The spatial 
distribution of the electric field on the semiconductor side can be obtained from Equation [2.4] 
as 𝐸 = −𝑑𝑉 𝑑𝑥⁄ ,  
𝒅𝑬(𝒙)
𝒅𝒙
=
𝝆
𝝐𝑺
=
𝒒𝑵𝑫
𝝐𝑺
            𝟎 ≤ 𝒙 ≤ 𝑾 [2.6] 
at 𝑥 = 𝑊,𝐸 = 0, therefore, the solution of Poisson’s equation gives the following expression for 
the electric field 
𝑬(𝒙) =
𝒒𝑵𝑫
𝝐𝑺
(𝒙 − 𝑾)        𝟎 ≤ 𝒙 ≤ 𝑾 [2.7] 
and the maximum electric field 𝐸𝑚𝑎𝑥 can be obtained by putting 𝑥 = 0 in Equation [2.7] 
𝑬𝒎𝒂𝒙 =
𝒒𝑵𝑫𝑾
𝝐𝑺
 [2.8] 
Since 𝐸 = −𝑑𝑉 𝑑𝑥⁄ , the distribution of electrostatic potential in depletion region is  
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𝒅𝑽
𝒅𝒙
= −𝑬 =
𝒒𝑵𝑫
𝝐𝑺
 (𝑾 − 𝒙),                  𝟎 ≤ 𝒙 ≤ 𝑾 [2.9] 
𝑽(𝒙) = −
𝒒𝑵𝑫
𝟐𝝐𝑺
(𝑾 − 𝒙)𝟐,                    𝟎 ≤ 𝒙 ≤ 𝑾 [2.10] 
Furthermore, by applying the boundary conditions for the potential [𝑉(𝑥 = 0) = −𝑉𝑏𝑖  
and 𝑉(𝑥 = 𝑊) = 0], the depletion layer width can be given as 
𝑾 = √
𝟐𝝐𝑺𝑽𝒃𝒊
𝒒𝑵𝑫
 [2.11] 
It is clear from Equation [2.11] that the depletion layer width is directly proportional to the square 
root of the built-in potential and is inversely proportional to the semiconductor dopant density.  
Furthermore, when a bias voltage is applied to the Schottky junction then 𝑉𝑏𝑖 will be replaced by 
(𝑉𝑏𝑖 − 𝑉𝑎) resulting in a decrease in 𝑊 for a forward bias voltage (𝑉𝑎 > 0) and increase with a 
reverse bias voltage (𝑉𝑎 < 0). Lastly, the electric field can also be expressed in terms of the built 
in potential by substituting 𝑊 from Equation [2.11] to [2.8] 
𝑬𝒎𝒂𝒙 = √
𝟐𝒒𝑵𝑫𝑽𝒃𝒊
𝝐𝑺
 [2.12] 
The depletion layer capacitance can also be obtained by calculating the space charge density 𝑄𝑆 
[4] 
𝑸𝑺 = 𝒒𝑵𝑫𝑾 = √𝟐𝒒𝑵𝑫𝝐𝑺(𝑽𝒃𝒊 − 𝑽𝒂) [2.13] 
Now, differentiation of the above equation with respect to the applied voltage gives the depletion 
layer capacitance per unit area 
𝑪𝒅 =
𝒅𝑸𝑺
𝒅𝑽𝒂
= √
𝒒𝑵𝑫𝝐𝑺
𝟐(𝑽𝒃𝒊−𝑽𝒂)
 [2.14] 
Equation [2.14] shows that the depletion layer capacitance is inversely proportional to square root 
of the applied bias voltage.  
 
11 
 
2.2 Non-ideal contributions to Schottky junctions 
In the previous section, we solved the electrostatics of an ideal Schottky junction to obtain key 
parameters that define such a device using the Schottky-Mott model. This model neglects the 
contribution from surface states, defects, and image force lowering and how it effects the 
performance of Schottky device. However, in reality surface states are an inherent property of a 
semiconductor and need to be considered for a proper understanding. Furthermore, other factors 
such as thermionic field emission and direct tunneling through the barrier can also alter the actual 
SBH from the value obtained by using the Schottky-Mott model [4, 5]. In fact, for a high surface 
state density semiconductor, the barrier height does not depend on the metal work function 
contrary to the Schottky-Mott model [4-6]. Therefore, it is necessary to include the contribution of 
above mentioned factors for a better understanding of real Schottky junctions, discussed in the 
following subsections. 
2.2.1 Image force lowering (Schottky effect) 
Image force induced lowering of the SBH is called the Schottky effect [11]. An electron at a 
distance 𝑥 away from metal will induce a positive charge inside the metal at distance of−𝑥. This 
positive charge is referred to as the image charge and the attractive force associated between these 
charges is called an image force. Such force can be written as  
𝑭 =
−𝒒𝟐
𝟒𝝅𝝐𝑺(𝟐𝒙)𝟐
= −𝒒𝑬 [2.15] 
The formation of image charge and electric field lines at M-S junction is shown in Fig. 2.4 (a). 
The potential can then by obtained as  
−𝑽(𝒙) = +∫ 𝑬𝒅𝒙′ = +∫
𝒒
𝟒𝝅𝝐𝑺.𝟒 (𝒙′)𝟐
𝒅𝒙′
∞
𝒙
=
−𝒒
𝟏𝟔𝝅𝝐𝑺𝒙
∞
𝒙
 [2.16] 
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Where 𝑥′ is the integration variable. The plot of the potential energy (PE) of the electron,−𝑞𝑉(𝑥) 
is shown in Fig.2.4 (b) under the assumption of an absence of any other electric field. However, 
when an external electric field is applied, the potential energy is modified and can be written as  
𝑷𝑬(𝒙) =
𝒒𝟐
𝟏𝟔𝝅𝝐𝑺𝒙
+ 𝒒𝑬𝒙 [2.17] 
The potential energy of the electron, including the effect of an external electric field, is also shown 
in Fig. 2.4 (b). The peak potential barrier is now lowered by Δ𝜙 and the location of the lowering 
𝑥𝑚 can be given by the condition 
𝒅(𝑷𝑬(𝒙))
𝒅𝒙
= 𝟎 [2.18] 
that gives 
𝒙𝒎 = √
𝒒
𝟏𝟔𝝅𝝐𝑺𝑬
 [2.19] 
and   
𝜟𝝓 = √
𝒒𝑬
𝟒𝝅𝝐𝑺
 [2.20] 
Thus, the effective SBH can by expressed as 
(𝝓𝑩)𝒆𝒇𝒇 = 𝝓𝑩 − 𝜟𝝓 [2.21] 
In the above equation, 𝜙𝐵 is representing the zero bias SBH. However, in the previous sections 
𝜙𝐵 was the general representation of the SBH, therefore let us relabel this zero bias SBH as 𝜙𝐵0. 
Note that in forward bias, the effective barrier height is slightly larger than 𝜙𝐵0. On the other hand, 
under reverse bias, the effective barrier height is slightly smaller than 𝜙𝐵0. Image force lowering 
constitutes a very small portion, 1-50 meV, of the total Schottky barrier height which also depends 
on the dielectric constant and the doping concentration of semiconductor [4]. 
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2.2.2 The tunneling effect 
The tunneling effect is a dominant transport process in highly doped semiconductors where the 
width of depletion layer decreases with increasing dopant concentration [7]. Since the barrier is 
triangular and smaller at the top, the charge carriers might have sufficient energy to tunnel through 
this barrier. This process is called thermionic field emission (TFE). However, tunneling can also 
occur for carriers near the Fermi level in degenerate semiconductors which is known as field 
emission (FE). Although, the current conduction mechanism is different for TFE and FE but both 
result in an effective decrease in the SBH [8, 9]. Schematic representation of TFE and FE is shown 
in Fig.2.5. For a TFE process, the current can be given as [9] 
𝑰 = 𝑰𝑺𝒆𝒙𝒑(
𝒒𝑽
𝑬𝟎
) [2.22] 
with 
𝑬𝟎 = 𝑬𝟎𝟎 𝒄𝒐𝒕𝒉 (
𝑬𝟎𝟎
𝒌𝑻
) [2.23] 
and     
𝑬𝟎𝟎 =
ℏ
𝟐
√
𝑵𝑫
𝒎∗𝝐𝑺
 [2.24] 
where 𝐸00 is characteristic tunneling energy. The effective tunneling barrier lowering due to TFE 
can be given by [9] 
∆𝝓𝒕𝒖𝒏𝒏 = (𝟏. 𝟓𝑬𝟎𝟎)
𝟐/𝟑𝑽𝟏/𝟑 [2.25] 
2.2.3 Bardeen’s model 
It is experimentally observed that the previously discussed Schottky-Mott model does not work 
for most metal-semiconductor contacts [4, 10]. Deviation from the Schottky-Mott model was 
explained by Bardeen [8] who proposed that if sufficient number of surface states existed at the 
M-S interface, the SBH would be independent of the metal work function. The surface states, 
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known as Shockley-Tamm states, are electronic states localized at the surface of the semiconductor 
crystal and are due to the termination of the crystal lattice [11, 12]. Fig.2.6 shows the energy band 
diagram of M-S junction considering the case when surface states are distributed within the 
bandgap and inside the conduction and valence bands. Here, 𝛷0 is the charge neutrality level 
relative to the valence band. When the Fermi level E𝐹 coincides with 𝛷0, the surface states below 
E𝐹 are filled and the ones above are empty so that the net charge of all surface states is zero, i.e. 
the surface is neutral. However, if E𝐹 is below (above) 𝛷0, the net surface charge (𝑄𝑆𝑆) is positive 
(negative) and 𝑄𝑆𝑆 can be given by [4] 
𝑸𝑺𝑺 = −𝒒𝑫𝑺(𝑬𝒈 − 𝒒𝜱𝟎 − 𝒒𝝓𝑩𝟎 − 𝒒𝜟𝝓) [2.26] 
where 𝐷𝑆 is density of surface states per unit area per unit energy and Δ𝜙 is the Schottky barrier 
lowering. The remaining term in parenthesis, is the energy difference between the Fermi level at 
the surface and the zero bias SBH. Now, if 𝐷𝑆 is very large, a minor displacement in the Fermi 
level from the neutrality level causes a large change in 𝑄𝑆𝑆. Furthermore, for the case when 𝐸𝐹 
drops slightly below the 𝛷0, this excess 𝑄𝑆𝑆 counterbalance the charge transferred from metal and 
locks the Fermi level to the charge neutrality level. A similar mechanism occurs when 𝐸𝐹 moves 
above 𝛷0. The locking of Fermi level to the charge neutrality level is referred to as Fermi level 
pinning which makes the SBH almost independent of the metal work function. Using the Bardeen 
model, the SBH can be given as  
𝒒𝝓𝑩𝟎 = 𝑬𝒈 − 𝒒𝜱𝟎 [2.27] 
where 𝛷0 = 𝐸𝐹 − 𝐸𝑉. On the other hand, when 𝐷𝑆 is zero, Equation [2.26] turns into the Schottky-
Mott case for an ideal Schottky junction. 
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2.3 Carrier transport processes  
Although the electrostatic of a M-S junction is very similar to a p-n junction, the carrier transport 
mechanism is totally different [4]. In M-S junctions, the dominant current component comes from 
the majority carriers which is in contrast to a p-n junction where both the majority and the minority 
carriers participate in current conduction. Four main types of transport mechanisms of M-S 
junctions in the forward bias region (inverse processes occur under reverse bias) have already 
shown in Fig.2.5. These four mechanisms are (a) thermionic emission (TE), (b) quantum 
mechanical tunneling of charge carriers through the potential barrier, (c) electron-hole 
recombination in the depletion region, similar to p-n junctions, and (d) hole injection from the 
metal to the semiconductor. The detailed discussion about dominant transport mechanisms in 
forward and reverse bias regimes is given in the next two subsections.   
2.3.1 Forward bias transport mechanism 
2.3.1.1   Thermionic emission theory 
Usually emission of electrons from a hot metal surface into free space is called thermionic emission 
and the equation that relates emitted current to the temperature and work function of metal is called 
the Richardson equation [13, 14] 
𝑰 = 𝑨𝑨∗𝑻𝟐𝒆𝒙𝒑 (−
𝜱𝑴
𝒌𝑻
) [2.28] 
where 𝐼 is the emission current and 𝐴∗is the Richardson constant. A similar thermionic equation 
can be easily obtained for a M-S junction under the assumptions of (a) much higher Schottky 
barrier height than 𝑘𝑇, (b) a well-established thermal equilibrium at the emission plane, and (c) no 
effect on thermal equilibrium due to net current flow. Furthermore, it also illustrates two current 
density components, one for the metal to semiconductor 𝐽𝑀→𝑆, and the other for the semiconductor 
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to metal 𝐽𝑆→𝑀. Here, the current density  𝐽𝑆→𝑀 is a function of the concentration of electrons which 
have sufficient energies to overcome the barrier and move in the x-direction. The current density 
from the semiconductor to the metal can thus represented as [4] 
𝑱𝑺→𝑴 = ∫ 𝒒𝒗𝒙𝒅𝒏
∞
𝑬𝑭+𝒒𝝓𝒃
 [2.29] 
where 𝐸𝐹 + 𝑞𝜙𝑏 is the minimum energy required for thermionic emission into the metal, and 𝑣𝑥  is 
the carrier velocity in the direction of transport. The incremental electron concentration is given 
by [4] 
𝒅𝒏 = 𝒈𝒄(𝑬)𝒇𝑭(𝑬)𝒅𝑬 [2.30] 
where 𝑑𝑛 is the number of electrons in the energy range of E to 𝐸 + 𝑑𝐸, 𝑔𝑐(𝐸) is the density of 
states in the conduction band, and 𝑓𝐹(𝐸) is the Fermi-Dirac distribution function. Under the 
assumption of the Maxwell-Boltzmann approximation,  
𝒅𝒏 =
𝟒𝝅(𝟐𝒎𝒏
∗ )𝟑/𝟐
𝒉𝟑
√𝑬 − 𝑬𝑪 𝒆𝒙𝒑 [
−(𝑬−𝑬𝑭)
𝒌𝑻
] 𝒅𝑬 [2.31] 
If all of the electron energies above 𝐸𝐶 is assumed to be only kinetic then  
√𝑬 − 𝑬𝑪 = 𝒗√𝒎∗/𝟐 [2.32] 
substitution of Equation [2.32] in to Equation [2.31] gives 
𝒅𝒏 = 𝟐 (
𝒎∗
𝒉
)
𝟑
𝒆𝒙𝒑(
−𝒒𝑽𝒏
𝒌𝑻
) 𝒆𝒙𝒑(
−𝒎∗𝒗𝟐
𝟐𝒌𝑻
) (𝟒𝝅𝒗𝟐𝒅𝒗) [2.33] 
The above equation gives the distribution of electron density (number of electrons/unit volume) 
that have speeds between 𝑣 and 𝑣 + 𝑑𝑣 in all directions. If the speed is resolved into its 
components along the axes with the x-axis parallel to the transport direction, we have 
𝒗𝟐 = 𝒗𝒙
𝟐 + 𝒗𝒚
𝟐 + 𝒗𝒛
𝟐 [2.34] 
With the transformation 4𝜋𝑣2𝑑𝑣 = 𝑑𝑣𝑥𝑑𝑣𝑦𝑑𝑣𝑧 , one can obtain 
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𝐽𝑆→𝑀
= 2𝑒 (
𝑚∗
ℎ
)
3
𝑒𝑥𝑝 (−
𝑞𝑉𝑛
𝑘𝑇
)∫ 𝑣𝑥
∞
𝑣𝑜𝑥
𝑒𝑥𝑝 (−
𝑚∗𝑣𝑥
2
2𝑘𝑇
) 𝑑𝑣𝑥 ∫ 𝑒𝑥𝑝 (−
𝑚∗𝑣𝑦
2
2𝑘𝑇
)
∞
−∞
𝑑𝑣𝑦 ∫ 𝑒𝑥𝑝 (−
𝑚∗𝑣𝑧
2
2𝑘𝑇
)𝑑𝑣𝑧
∞
−∞
 
= (
𝟒𝝅𝒒𝒎∗𝒌𝟐
𝒉𝟑
)𝑻𝟐𝒆𝒙𝒑(−
𝒒𝑽𝒏
𝒌𝑻
) 𝒆𝒙𝒑 (−
𝒎∗𝒗𝟎𝒙
𝟐
𝟐𝒌𝑻
) [2.35] 
The velocity 𝑣0𝑥 is the minimum velocity required in the x direction to surmount the barrier and 
is given by  
𝟏
𝟐
𝒎∗𝒗𝟎𝒙
𝟐 = 𝒒(𝑽𝒃𝒊 − 𝑽) [2.36] 
where 𝑉𝑏𝑖 is the built in potential at zero bias. Substituting Equation [2.36] into Equation [2.35] to 
get 
𝐽𝑆→𝑀 = (
4𝜋𝑞𝑚∗𝑘2
ℎ3
)𝑇2𝑒𝑥𝑝 (−
𝑞(𝑉𝑏𝑖 + 𝑉𝑛) 
𝑘𝑇
) 𝑒𝑥𝑝 (
𝑞𝑉
𝑘𝑇
) 
= 𝑨∗𝑻𝟐𝒆𝒙𝒑(−
𝒒𝝓𝑩𝟎
𝒌𝑻
) 𝒆𝒙𝒑 (
𝒒𝑽
𝒌𝑻
) [2.37] 
Where 𝜙𝐵0 is the barrier height and is equal to [𝑉𝑛(~𝐸𝐶 − 𝐸𝐹) + 𝑉𝑏𝑖] where 
𝑨∗ =
𝟒𝝅𝒒𝒎∗𝒌𝟐
𝒉𝟑
 [2.38] 
𝐴∗is the effective Richardson constant of the semiconductor. Since the barrier height for the 
electrons moving from the metal into the semiconductor remains the same, the current flowing into 
the semiconductor is thus unaffected by the applied voltage. It must therefore be equal to the 
current flowing from the semiconductor into the metal when thermal equilibrium is established 
(i.e. when 𝑉 = 0). The corresponding current density is obtained from Equation [2.37] by 
setting 𝑉 = 0, 
𝑱𝑴→𝑺 = −𝑨
∗𝑻𝟐𝒆𝒙𝒑(−
𝒒𝝓𝑩𝟎 
𝒌𝑻
) [2.39] 
The total current density is given by the sum of Equation [2.37] and [2.39] 
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𝑱 = [𝑨∗𝑻𝟐𝒆𝒙𝒑 (−
𝒒𝝓𝑩𝟎 
𝒌𝑻
)] [𝒆𝒙𝒑 (
𝒒𝑽
𝒌𝑻
) − 𝟏] [2.40] 
= 𝑱𝑺 [𝒆𝒙𝒑(
𝒒𝑽
𝒌𝑻
) − 𝟏] [2.41] 
where 𝐽𝑆 is reverse saturation current. Equation [2.41] is the well-known Schottky junction 
equation that shows an exponential dependence of the current density on applied bias voltage and 
temperature [4]. The characteristic parameters (barrier height and ideality factor) of a Schottky 
junction can be obtained from the above equation which is discussed in the next sections. 
2.3.1.2    Diffusion theory 
The diffusion theory works for lightly doped semiconductors which have a depletion width larger 
than the carrier diffusion length [15]. In this theory, both (drift and diffusion) components are 
considered to contribute for total current density in the depletion region. The current in the 
depletion width is a function of the local electric field (E) and concentration gradient which can 
be given by [4,15] 
𝑱 = 𝒒𝒏(𝒙)𝝁𝒏𝑬𝒙 + 𝒒𝑫𝒏
𝒅𝒏(𝒙)
𝒅𝒙
 [2.42] 
where, 𝜇𝑛 = (𝑞 𝑘𝑇⁄ )𝐷𝑛 and 𝐸𝑥 = −𝑑𝑉(𝑥) 𝑑𝑥⁄ . Under steady state conditions, current density in 
depletion region is constant and independent of 𝑥, therefore, the above equation can be integrated 
over the entire depletion region after multiplying by 𝑒𝑥𝑝(−𝑞𝑉(𝑥) 𝑘𝑇⁄ ) as an integrating factor. 
The integration gives  
𝑱 ∫ 𝒆𝒙𝒑(−𝒒𝑽(𝒙) 𝒌𝑻)⁄
𝑾
𝟎
𝒅𝒙 = 𝒒𝑫𝒏𝒏(𝒙)𝒆𝒙𝒑 (−𝒒𝑽(𝒙) 𝒌𝑻)|𝟎
𝑾⁄  [2.43] 
boundary conditions at 𝑥 = 0 and 𝑥 = 𝑊 are  
𝒒𝑽(𝟎) = −𝒒𝝓𝑩𝟎  and   𝒒𝑽(𝑾) = −𝒒(𝑽𝒃𝒊 + 𝑽𝒂) [2.44] 
where 𝑉𝑎 is the applied voltage. Similarly electron densities at 𝑥 = 0 and 𝑥 = 𝑊 are given by 
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𝒏(𝟎) = 𝑵𝑪𝒆𝒙𝒑(−
𝒒𝝓𝑩𝟎
𝒌𝑻
)  𝒂𝒏𝒅 𝒏(𝑾) = 𝑵𝑪𝒆𝒙𝒑(−
𝒒𝑽𝒏
𝒌𝑻
) [2.45] 
Substituting Equation [2.44] and [2.45] in to Equation [2.43] and we get  
𝑱 = (
𝒒𝟐𝑫𝒏𝑵𝑪
𝒌𝑻
)√
𝟐𝒒(𝑽𝒃𝒊+𝑽𝒂)𝑵𝑫
𝝐𝑺
𝒆𝒙𝒑(−
𝒒𝝓𝑩𝟎
𝒌𝑻
) [𝒆𝒙𝒑(
𝒒𝑽𝒂
𝒌𝑻
) − 𝟏] [2.46] 
or 
𝑱 = 𝑱𝑺 [𝒆𝒙𝒑 (
𝒒𝑽𝒂
𝒌𝑻
) − 𝟏] [2.47] 
where 𝐽𝑆 is the saturation current density obtained from the diffusion model. Both TE and diffusion 
models have similar exponential dependence of 𝐽𝑆(𝑜𝑟 𝐼𝑆) on the barrier height and temperature. 
Furthermore, it is also noted that the saturation current derived from the diffusion model shows a 
stronger dependence on the applied bias rather than that from the TE model where it is more 
sensitive to temperature [4]. 
There is one more possibility of conduction, the tunneling mechanism where charge carriers pass 
(tunnel) through the Schottky barrier instead of overcoming it. The tunneling mechanism is 
dominating in degenerate semiconductors where the thin depletion layer allows charge carriers to 
tunnel easily. The magnitude of the tunneling current is an exponential function of the barrier 
height and the doping density, which can be given by [9] 
𝑱𝑻~𝒆𝒙𝒑(−𝒒𝝓𝑩𝟎 𝑬𝟎𝟎⁄ ) [2.48] 
where 𝐸00 = (𝑞ℏ 2⁄ )√𝑁𝐷 𝑚∗𝜖𝑆⁄ . This equation indicates that the tunneling current will increase 
exponentially with the square root of dopant density and decreases exponentially with increasing 
barrier height. 
2.3.2 Reverse bias transport mechanism 
According to standard TE emission theory, the reverse leakage current (𝐼𝑟) of a Schottky junction 
is constant with an applied bias 𝑉 > 3𝑘𝑇 𝑞⁄ . However, significant enhancement in 𝐼𝑟 is reported 
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at large electric fields (i.e. applied bias voltage 𝑉𝑅) that further lead to a bias dependent barrier 
height i.e. the SBH decreases with increasing 𝑉𝑅 for a moderately doped semiconductor (doping 
concentration~1015-1016 cm-2). This bias dependent barrier height has been attributed to the 
electron tunneling directly through the M-S interface [4, 15]. There are several tunneling 
mechanisms to explain this behavior where the two most common, Poole-Frenkel and Schottky 
emission, are discussed in the following subsections.  
2.3.2.1    Schottky emission/ field enhanced thermionic emission 
Detailed discussion about the Schottky effect is already given in section (2.2.1). This mechanism 
is based on Schottky barrier lowering which occurs due to strong electric fields [15, 16]. Under 
reverse bias operation (negative voltage on metal), electrons escaping from the metal surface create 
positive image charges inside the metal. The positive image charges create a coulombic attractive 
force that pulls the escaping electrons back into the metal and reduces the effective barrier height 
as given in Equation [2.20] 
∆𝝓 = √
𝒒𝑬𝒎𝒂𝒙
𝟒𝝅𝝐𝑺
 [2.49] 
It is clear from the above equation that the barrier reduction depends on the applied voltage which 
further leads to a field dependence for the reverse bias current. The effect of the electric field on 
the reverse bias current can be obtained by replacing 𝜙𝐵0 by 𝜙𝐵0 − Δ𝜙 in Equation [2.41] 
𝑰 = 𝑨𝑨∗𝑻𝟐𝒆𝒙𝒑 [−
𝒒(𝝓𝑩𝟎−√𝒒𝑬𝒎𝒂𝒙 𝟒𝝅𝝐𝑺⁄
𝒌𝑻
] [2.50] 
If reverse bias conduction mechanism is dominated by Schottky emission, then the plot of 
ln(𝐼𝑆 𝑇
2⁄ ) versus 𝐸1/2 should be linear where barrier height can be obtained from the intercept 
at 𝐸 = 0.  
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2.3.2.2    Poole-Frenkel emission  
The mechanism of Poole-Frenkel emission (P-F) is similar to the Schottky emission where the 
thermal excitation of electrons occurs in presence of strong electric fields which lowers the energy 
barrier.  However, in case of the Schottky effect, the lowering of the energy barrier is due to the 
interaction between image forces and the applied electric field. On the other hand, for P-F 
conduction, the coulombic interaction is associated with an ionized trap and the applied field [16, 
17]. The schematic representation of the P-F conduction mechanism is shown in Fig.2.7. Here, the 
black line shows the evenly spread potential wells (due to trap states) in absence of any applied 
electric field. The application of electric field tilts the potential well background from its 
equilibrium position (black to red line) which reduces the barrier to allow the escape of charge 
carriers from one trap state to the next trap state of a lower potential. The potential energy of a 
trapped electron is given as follows 
𝝓(𝒙) = −
𝒒𝟐
𝟒𝝅𝝐𝑺𝒙
 [2.51] 
where x is the distance from the trap center. The potential energy in P-F emission is four times 
higher than that of Schottky emission, therefore P-F barrier lowering would have twice the effect 
compared with to the Schottky effect. The current due to P-F emission is given by [17] 
𝑰𝑺 = 𝝈𝟎𝑬 𝒆𝒙𝒑 [
−𝒒(𝝓𝑻−√𝒒𝑬 𝝅𝝐𝑺⁄ )
𝒌𝑻
] [2.52] 
where 𝜎0 = 𝑁𝐶𝑞𝜇 stands for low field conductivity with 𝑁𝐶 being the density of states of the 
conduction band charge carriers and 𝜇 is the electronic mobility and 𝑞𝜙𝑇 is the trap energy level. 
For P-F emission, the plot of ln(𝐼 𝐸⁄ ) versus E1/2 would be linear where the trap barrier height can 
be extracted from the intercept at E=0. The slope provides the dielectric constant of the 
semiconducting material. Furthermore, it is clear from Equation [2.50] and [2.52] that the slope 
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(emission coefficient) of P-F emission is twice that of Schottky emission. Therefore, a general 
relationship can be given as [18] 
𝑺 =
𝒒
𝒏𝒌𝑻
√
𝒒
𝝅𝝐𝑺
 [2.53] 
with n=1 for P-F and n=2 for Schottky emission.  
 
2.4 Measurement of the Schottky barrier height 
There are various measurements techniques that have been used to estimate the barrier height of 
various M-S Schottky junctions. The most commonly used methods are current-voltage (I-V), 
current-temperature (activation energy), photoelectric, and capacitance-voltage (C-V) 
measurements. The brief introduction of these methods is given in the following sections. 
2.4.1 Current-Voltage (I-V) measurement 
In M-S junctions, the total current is expected to increase in the forward bias direction as derived 
and discussed in section (2.3.1.1), where the total current passing through a M-S interface is given 
by  
𝑰(𝑽, 𝑻) = 𝑰𝑺(𝑻)𝒆𝒙𝒑(
𝒒𝑽
𝜼𝒌𝑻
) [2.54] 
where 𝐼𝑆 the reverse saturation current, expressed as 𝐼𝑆 = 𝐴𝐴
∗𝑇2 exp(−𝑞𝜙𝐵0 𝜂𝑘𝑇⁄ ) which can be 
determined by the y-intercept for the linear region of ln(𝐼) versus 𝑉 plot. Once the value of 𝐼𝑆 is 
known, the Schottky barrier height can be determined as follows [4] 
𝝓𝑩𝟎 =
𝜼𝒌𝑻
𝒒
𝒍𝒏 (
𝑨𝑨∗𝑻𝟐
𝑰𝑺
) [2.55] 
The parameter 𝜂 is called the ideality factor and is written as an inverse slope of ln(𝐼) versus 𝑉,  
𝜼 =
𝒒
𝒌𝑻
𝒅𝑽
𝒅(𝒍𝒏 𝑰)
 [2.56] 
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Here, 𝜂 is a measure of the deviation from the ideal thermionic emission process that has 𝜂 = 1 
for an ideal case. However, the experimental value of 𝜂 is found to be greater than 1, which can 
be attributed to additional current processes that are discussed in section 2.5.  
Although, I-V measurement provides a practical and standard method to measure the effective 
barrier height at the M-S interface after reaching thermal equilibrium, but it does not give the true 
Schottky barrier height due to not knowing the electrically active M-S contact area. 
2.4.2 Current-Temperature (I-V-T)/activation energy measurement 
The basic assumption of this method is that the value of the Schottky barrier height does not depend 
on temperature. This method requires the measurement of 𝐼𝑆 from I-V characteristics at different 
temperatures. The expression of 𝐼𝑆 can be rewritten as [4] 
𝒍𝒏 (
𝑰𝑺
𝑻𝟐
) = 𝒍𝒏(𝑨𝑨∗) −
𝒒𝝓𝑩𝟎
𝒌𝑻
 [2.57] 
In the above equation, the contact area term is only in the first term of the right hand side. 
Therefore, 𝜙𝐵0 can be deduced from the slope of the Richardson plot, ln(𝐼𝑆 𝑇
2⁄ ) versus1 𝑇⁄ . The 
main advantage of an activation energy measurement method is that the estimation of the 
electrically active area can be avoided. However, the expected linear plot of the activation energy 
becomes non-linear due to a lateral inhomogeneous junction which leads to inaccurate 𝜙𝐵0.  
2.4.3 Capacitance-Voltage (C-V) measurement 
The barrier height of a Schottky junction can also be determined by capacitance-voltage (C-V) 
measurements. In these measurements, a small ac signal is superimposed upon a dc voltage (𝑉𝑅) 
that forms a capacitance between the metal and the semiconductor surface. The magnitude of the 
capacitance at M-S interface strongly depends on the built-in potential(𝑉𝑏𝑖), dielectric constant, 
and the doping level of the semiconductor. A typical relationship between C and V is given by [4] 
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𝟏
𝑪𝟐
=
𝟐(𝑽𝒃𝒊+𝑽𝑹)
𝒒𝝐𝑺𝑵𝑫
 [2.58] 
when 1 𝐶2⁄  is plotted as a function of 𝑉𝑅 a linear dependence should be observed. The value of 𝑉𝑏𝑖 
can be obtained from the y-intercept at 𝑉𝑅 = 0 while 𝑁𝐷 can be obtained from the 
slope (2 𝑞𝜖𝑆𝑁𝐷⁄ ). After knowing the value of 𝑉𝑏𝑖, 𝜙𝐵0 can be determined as follows 
𝝓𝑩𝟎 = 𝑽𝒃𝒊 +
𝑬𝑪−𝑬𝑭
𝒒
= 𝑽𝒃𝒊 +
𝒌𝑻
𝒒
𝒍𝒏 (
𝑵𝑪
𝑵𝑫
) [2.59] 
Theoretically, I-V and C-V measurements must yield the same 𝜙𝐵0 value for a homogeneous M-
S interface. However, for an inhomogeneous interface, the barrier height value obtained from the 
C-V method is found to be larger than 𝜙𝐵0 obtained using I-V measurements [4]. In an I-V 
measurement, the electrons usually pick the least resistive paths dominated by small effective 
SBHs, while a C-V measurement probes an average value of the SBH [19]. The difference in the 
barrier height values obtained by these two measurement methods is explained in next section.  
 
2.5 Barrier height inhomogeneity 
One reliable way to obtain key parameters, 𝜂 and 𝜙𝐵0, of a M-S Schottky junction is to apply 
thermionic emission theory on a set of temperature dependent I-V measurements. However, the 
reported temperature dependence of 𝜂 and 𝜙𝐵0 with 𝜂 > 1 gives a clear indication of a deviation 
from ideal TE theory. The value of 𝜂 larger than 1 is attributed to various factors such as presence 
of interface/trap states in the native oxide layer on the M-S interface, barrier lowering due to image 
forces, and contributions from generation/recombination currents [19]. The above mentioned 
factors and ideal TE theory are all based on assumption of a spatially homogeneous, atomically 
flat M-S interface that has only one barrier height present. But in reality, the barrier height may 
not be the same over the entire area of contact due to the variation in the metal film thickness, 
atomic steps, dislocations, and grain boundaries which have been confirmed via electrical and 
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optical characterization methods [20,21]. Furthermore, the effect of barrier height inhomogeneities 
on I-V-T characteristics and junction parameters has also been reported [20,21]. In earlier 
approaches, the barrier height inhomogeneity was investigated by considering the Schottky 
junction made of non-interacting parallel patches of different barrier heights. This patch model 
had little success and only agreed well when the depletion width is smaller than the spatial variation 
of the barrier height [22, 23]. However, the non-interacting models failed to explain the reason of 
ideality factor larger than one as well as the temperature dependence of barrier height [19]. 
Therefore, the interaction between different barrier height patches needed to be considered and 
this was done using the following two models. 
2.5.1 Gaussian distribution of barrier heights 
Werner and Guttler proposed an analytic model to describe I-V-T characteristics and the 
temperature dependence of the barrier height (and ideality factor) of a Schottky junction [19]. In 
their model, a continuous barrier distribution at the M-S interface on the length scale that is small 
compared to the width of the depletion region is considered. A Gaussian distribution of the barrier 
heights is assumed 
𝝓𝑩𝟎 = 𝝓𝒃𝒎(𝑻 = 𝟎) −
𝒒𝝈𝑺
𝟐
𝟐𝒌𝑻
 [2.60] 
characterized by a zero bias standard deviation 𝜎𝑆  and zero bias mean barrier height 𝜙𝑏𝑚. The plot 
of 𝜙𝐵0 versus 𝑞/2𝑘𝑇 yields a graph with linear portions each of which corresponds to a patch with 
different Gaussian distribution characteristics. Furthermore, the variation of 𝜂 with temperature, 
according to this model, is given as 
(
𝟏
𝜼𝒂𝒑
− 𝟏) = 𝝆𝟐 −
𝒒𝝆𝟑
𝟐𝒌𝑻
 [2.61] 
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where the coefficients 𝜌2 and 𝜌3 represents the voltage deformation of 𝜙𝑏𝑚 and 𝜎𝑆 , respectively. 
In addition, the Gaussian distribution of barrier heights takes care of the non-linearity of the 
Richardson plot which gives a modified Richardson equation and is as follows [19] 
𝒍𝒏 (
𝑰𝑺
𝑻𝟐
) − (
𝒒𝟐𝝈𝑺
𝟐
𝟐𝒌𝟐𝑻𝟐
) = 𝒍𝒏(𝑨𝑨∗) −
𝒒𝝓𝒃𝒎
𝒌𝑻
 [2.62] 
The modified Richardson plot according to Equation [2.62] must be a straight line whose slope 
directly gives the mean barrier height 𝜙𝐵0 and the intercept yields the value of 𝐴
∗.  
2.5.2 Flat band barrier height  
In the previous section, the temperature dependence of the barrier height and the ideality factor is 
attributed to spatial barrier fluctuations at the M-S interfaces. The influence of inhomogeneities 
can be eliminated by considering the flat band barrier height. The flat band barrier height 𝜙𝑏𝑓 is a 
more fundamental quantity than the 𝜙𝐵0 since it is measured at zero electric field i.e. when the 
semiconductor bands are flat. It is worth noting that 𝜙𝑏𝑓 is independent of the current transport 
mechanism. Therefore, it can also be used for the case where tunneling current dominates the 
transport mechanism. 𝜙𝑏𝑓 can be expressed in terms of 𝜙𝐵0 and 𝜂 as given below [24] 
𝝓𝒃𝒇 = 𝜼𝝓𝑩𝟎 − 𝝃(𝜼 − 𝟏) [2.63] 
where 𝜉 = (𝑘𝑇 𝑞⁄ ) ln(𝑁𝐶 𝑁𝑑⁄ ) is the energy difference between the Fermi level and the bottom of 
the conduction band. Other symbols are as follows 𝑁𝐶 = 2𝑀𝐶(2𝜋𝑚
∗𝑘𝑇 ℎ2⁄ )3/2, is the effective 
density of states in the conduction band, 𝑁𝑑 is the donor concentration, and 𝑀𝐶 is conduction band 
minima for the semiconductor [24]. The non-linear trend observed in the Richardson plot can also 
be eliminated by substituting 𝜙𝑏𝑓 for 𝜙𝐵0 in Equation [2.41] 
𝑰𝒇𝟎 = 𝑨𝑨
∗𝑻𝟐𝒆𝒙𝒑(−
𝒒𝝓𝒃𝒇
𝜼𝒌𝑻
) [2.64] 
where 𝐼𝑓0 is flat band saturation current density, which can be expressed as 
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𝑰𝒇𝟎 = 𝑰𝟎 𝒆𝒙𝒑 [(
𝜼−𝟏
𝜼
) 𝒍𝒏 (
𝑵𝑪
𝑵𝒅
)] [2.65] 
The above Equation [2.65] can be used to obtain a modified Richardson plot of ln(𝐼𝑓0 𝑇
2⁄ ) 
versus 1000/𝜂𝑇. In addition, Equation [2.63] shows a linear dependence between 𝜙𝐵0 and 
η which gives a way to calculate the barrier height of a homogeneous M-S interface just by putting 
𝜂 = 1 in Equation [2.63] and by this means it accounts for the effect of the barrier height 
inhomogeneity [25].  
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Figure 2.1: (a) Energy-band diagram of a M-S (n-type) junction before contact and (b) ideal 
energy-hand diagram of a metal-n-semiconductor junction in equilibrium condition. 
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Figure 2.2: Energy-band diagram of a M-S (n-type) junction under (a) reverse bias, and (b) 
forward bias conditions.  
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Figure 2.3: (a) Energy-band diagram of a M-S (n-type) semiconductor junction before contact, 
and (b) energy band diagram of M-S (n-type) Ohmic contact with Φ𝑀 < Φ𝑆. 
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Figure 2.4: (a) Formation of image charge and electric field lines at M-S junction interface, and 
(b) Schottky barrier height lowering due to image force in presence of applied electric field. 
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Figure 2.5: Charge transport mechanism at M-S interface under forward bias condition. 
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Figure 2.6: Energy-band diagram of a M-S junction with an interfacial layer and surface states.  
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Figure 2.7: Poole- Frenkel transport mechanism at M-S interface (a) in absence of applied electric 
field, and (b) in presence of applied electric field. 
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Chapter 3 
Introduction of Graphene 
 
Drs. Novoselov and Geim won the Nobel-prize in 2010 for their ground breaking discovery of 
graphene [1]. Since then graphene has been the subject of intensive research because of its unique 
electronic, optical, thermal and mechanical properties. In this chapter, a brief introduction of basic 
electronic properties and semi-metallic band structure of graphene is given in section 3.1. The 
details of graphene growth with a brief overview of transferring graphene from the growth 
substrate to an arbitrary substrate is also discussed in section 3.2. 
 
3.1 Graphene band structure 
Many unique properties of graphene, a monolayer of sp2 bonded carbon atoms, are directly linked 
to its 2D crystalline nature and the resulting band structure [1-3]. In the ground state, each carbon 
atom has six electrons which occupy the atomic orbitals 1s2, 2s2 and 2p2. In the 1s2 orbital, the two 
electrons are strongly bonded to the nucleus, however the 2s, 2px, 2py and 2pz orbitals share four 
loosely bonded electrons (one in each) which can mix up their wave- functions in a process called 
hybridization. The states after hybridization are shown in Fig.3.1 (a).  Here the three σ states are 
evenly spaced in the x-y plane at an angle of 120° with respect to each other to form covalent 
bonds with their neighbors and give rise to the hexagonal lattice structure of graphene. The 
remaining unpaired 2pz orbitals, the π state, is aligned to the z-direction. Electrons in π state are 
weakly bonded and can hop easily between neighboring atoms. When one carbon atom interacts 
with its neighbor carbon atom, overlapping of their sp2 orbitals gives three σ bonding and three σ* 
antibonding covalent bands that are extremely rigid and provide strength for graphene. While the 
hybridization of remaining 2pz orbitals gives π bonding and π* antibonding bands [shown in 
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Fig.3.1 (b)] that contribute to the electrical conductivity [4]. This discussion is important to 
determine the energy dispersion relation for graphene. 
 The honeycomb lattice of graphene can be seen as a triangular lattice with a basis of two 
atoms per unit cell. The unit cell of graphene is shown in Fig.3.2 (a) where the two interpenetrating 
triangular lattices are shown by A and B type atoms. Here, each carbon atom at site A has three 
nearest neighboring atoms at site B and vice versa, separated by a C-C bond of length 1.42 Å. The 
real space lattice vectors (𝑎1⃗⃗  ⃗ and 𝑎2⃗⃗  ⃗ ) can be written in Cartesian coordinates as 
a1⃗⃗  ⃗ =
a
2
(√3, 1),  a2⃗⃗⃗⃗ =
a
2
(√3,−1)                                            [3.1]  
The reciprocal space lattice along with the Brillouin zone (BZ) is shown in Fig.3.2 (b). The 
reciprocal lattice vectors can be written in Cartesian coordinates as  
𝑏1⃗⃗  ⃗ =
2𝜋
3𝑎
(√3, 3),  𝑏2⃗⃗⃗⃗ =
2𝜋
3𝑎
(√3,−3)        [3.2] 
Here, 𝑎𝑖.⃗⃗⃗⃗  𝑏𝑗⃗⃗⃗  = 2𝜋𝛿𝑖𝑗, is the standard definition of the reciprocal space. The first BZ represents four 
types of high symmetry points Γ, M, K and K’ corresponding to the center, edge and the corners 
of the BZ, respectively. Specifically, the corners of BZ (K and K’) are of significant importance 
because the interesting physics of graphene occurs at these points which are called Dirac points.  
The energy dispersion relation or band structure for graphene can be obtained by 
considering the interaction of carbon atoms to nearest carbon atoms i.e. the tight binding 
approximation (TB). As shown in Fig.3.2 (a) each carbon atom at site A has three nearest neighbors 
at site B 
𝜂1 = 𝑎 (
1
√3
, 0), 𝜂2 =
𝑎
2
(
−1
√3
, −1), 𝜂3 =
𝑎
2
(
−1
√3
, 1)       [3.3] 
In the honeycomb lattice of graphene, sublattice A and B are independent to each other, therefore, 
the wavefunction is generated as a linear superposition of the eigenfunction of both. As only 2pz 
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orbitals of two neighboring carbon atoms contribute to conductivity, the TB wavefunction of 
graphene can be written as [5] 
𝜳?⃗? (?⃗? ) =
𝟏
√𝑵
∑ 𝒆𝒊 ?⃗?
 .?⃗⃗? [𝜶𝑨𝝓𝑨(?⃗? − ?⃗⃗? ) + 𝜶𝑩𝝓𝑩(?⃗? − ?⃗⃗? )]?⃗⃗?  [3.4] 
Where 𝛹?⃗? (𝑟) are the unit cell wavefunctions in the momentum basis, 𝜙(𝐴,𝐵) are the wave functions 
associated with 2pz orbitals of each sub-lattice, α(A,B) are the complex functions of the wave vectors 
?⃗?  that represent the probability amplitude of an electron being at site A or site B. The electronic 
band structure of solids can be obtained by solving the Schrodinger equation, 
𝑯𝜳?⃗? (?⃗? ) = 𝑬𝒌(?⃗? )𝜳?⃗? (?⃗? ) [3.5] 
Multiplying above equation from the left by the states 𝜙𝐴 and 𝜙𝐵 followed by integration over 
space results into two equations as follows 
〈𝜱𝑨|𝑯| 𝜳𝒌〉 = 𝑬 〈𝜱𝑨|𝜳𝒌〉 [3.6 (a)] 
〈𝜱𝑩|𝑯| 𝜳𝒌〉 = 𝑬 〈𝜱𝑩|𝜳𝒌〉 [3.6 (b)] 
Inserting Ψ?⃗? (𝑟) from Equation [3.4] to Equation [3.6 (a)] to get 
∑𝑒𝑖 ?⃗? .?⃗? [𝛼𝐴〈𝜙𝐴(𝑟 )| 𝐻|𝜙𝐴(𝑟 − ?⃗? )〉 + 𝛼𝐵〈𝜙𝐵(𝑟 )| 𝐻|𝜙𝐵(𝑟 − ?⃗? )〉]
?⃗? 
 
= 𝑬∑ 𝒆𝒊 ?⃗?
 .?⃗⃗? [𝜶𝑨〈𝝓𝑨(?⃗? )|𝝓𝑨(?⃗? − ?⃗⃗? )〉 + 𝜶𝑩〈𝝓𝑩(?⃗? )|𝝓𝑩(?⃗? − ?⃗⃗? )〉]?⃗⃗?  [3.7] 
Considering only the nearest neighbors, the only matrix elements that survive in Equation [3.7] 
would be for on-site ?⃗? = 0 and nearest neighbor ?⃗? = 𝜂𝑖(𝑖 = 1,2,3). The coordinates of the nearest 
neighbor are already given in Equation [3.3]. In addition, the direct overlapping of the 2pz orbitals 
centered on different atoms is also neglected i.e. 〈𝜙𝐴(𝑟 )|𝜙𝐵(𝑟 − ?⃗? )〉 = 0. Taking only the on-site 
term on the right side, Equation [3.7] turns in to 
39 
 
𝜶𝑨〈𝝓𝑨(?⃗? )|𝑯|𝝓𝑨(?⃗? − ?⃗⃗? )〉 + 𝜶𝑩 ∑ 𝒆
𝒊?⃗? .𝜼𝒊⃗⃗  ⃗〈𝝓𝑨(?⃗? )| 𝑯|𝝓𝑩(?⃗? − 𝜼𝒊⃗⃗  ⃗)〉𝒊 =
                                                                                                               𝑬𝜶𝑨〈𝝓𝑨(?⃗? )|𝝓𝑨(?⃗? )〉 [3.8] 
Recall that wave function normalization is defined as 〈𝜙𝐴,𝐵 (𝑟 )| 𝜙𝐴,𝐵(𝑟 )〉 = 1 and considering the 
on-site energy of π orbitals 〈𝜙𝐴,𝐵 (𝑟 )|𝐻|𝜙𝐴,𝐵(𝑟 )〉 = 𝜖0 with Equation [3.3] transform Equation 
[3.8] in to   
𝜶𝑨𝝐𝟎 − 𝜶𝑩𝒕 [𝒆
−𝒊 𝒌𝒙 𝒂 + 𝒆𝒊 𝒌𝒙 
𝒂
𝟐 [𝟐 𝒄𝒐𝒔 (𝒌𝒚
√𝟑
𝟐
𝒂)]] = 𝑬𝜶𝑨 [3.9] 
where, 𝑡 =  −〈Φ𝐴(𝑟 )|𝐻|Φ𝐵(𝑟  − 𝜂𝑖⃗⃗  ⃗)〉 is the nearest neighbor hopping term. A Similar equation 
can be obtained from Equation [3.5] as follows  
𝜶𝑩𝝐𝟎 − 𝜶𝑨𝒕 [𝒆
𝒊 𝒌𝒙 𝒂 + 𝒆−𝒊 𝒌𝒙 
𝒂
𝟐 [𝟐 𝒄𝒐𝒔 (𝒌𝒚
√𝟑
𝟐
𝒂)]] = 𝑬𝜶𝑩 [3.10] 
Equation [3.9] and [3.10] can be expressed in matrix form for simplicity  
(
𝝐𝟎 − 𝑬 −𝒕𝒇(𝒌)
−𝒕𝒇∗(𝒌) 𝝐𝟎 − 𝑬
)(
𝜶𝑨
𝜶𝑩
) = 𝟎 [3.11] 
with 𝑓(𝑘) = 𝑒𝑖 𝑘𝑥 𝑎 + 𝑒−𝑖 𝑘𝑥 
𝑎
2 [2 cos (𝑘𝑦
√3
2
𝑎)]. The solution of Equation [3.11] gives  
(𝝐𝟎 − 𝑬)
𝟐 − 𝒕𝟐 [𝟑 + 𝟒𝒄𝒐𝒔
𝒌𝒙 𝟑𝒂
𝟐
 𝒄𝒐𝒔
𝒌𝒚 √𝟑𝒂
𝟐
+ 𝟐𝒄𝒐𝒔𝒌𝒚√𝟑𝒂] = 𝟎 [3.12] 
Solving Equation [3.12] to get the value of E while setting the reference energy as 𝜖0 → 0 
𝑬±(?⃗? ) = ±𝒕√𝟑 + 𝟒𝒄𝒐𝒔
𝒌𝒙 𝟑𝒂
𝟐
 𝒄𝒐𝒔
𝒌𝒚 √𝟑𝒂
𝟐
+ 𝟐𝒄𝒐𝒔𝒌𝒚√𝟑𝒂 [3.13] 
Fig.3.3 shows the theoretically calculated band structure of the graphene π-bands according to 
Equation [3.13]. This plot gives us several important features for graphene. First, the valence and 
conduction bands (π and π* bands, respectively) touch each other at the K and K’ symmetry points 
which make graphene a zero-gap semiconductor. Therefore, the intrinsic Fermi energy (𝐸𝐹) of 
graphene is also defined to be at the Dirac points (band intersecting points, K and K’). However, 
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when graphene is doped the 𝐸𝐹 moves into the upper (lower) cone which makes graphene n-type 
(p-type) doped. Second, the linear dispersion relationship suggests that the charge carriers in 
graphene are Dirac fermions, relativistic particles with zero rest mass and velocity equivalent to 
that of light.  
Expansion of the energy dispersion around the Dirac points for k=K+ δK, where δK <<1, 
gives the electronic states near the Fermi level. Before moving on to this step, coordinates of K 
and K’ points are required and defined as follows  
𝑲 =
𝟐𝝅
𝟑
(
𝟏
𝒂
,
𝟏
√𝟑𝒂
), 𝑲′ =
𝟐𝝅
𝟑
(
𝟏
𝒂
, −
𝟏
√𝟑𝒂
)   [3.14] 
Considering only the K point coordinates, we get 
𝒌𝒙 =
𝟐𝝅
𝟑𝒂
+ 𝜹𝑲𝒙,  𝒌𝒚 =
𝟐𝝅
√𝟑𝒂
+ 𝜹𝑲𝒚 [3.15] 
substitution of 𝑘𝑥 and 𝑘𝑦 values from Equation [3.15] to f(k) and using a Taylor expansion (e
x= 
1+x+…..) to expand the exponential and cosine terms around 𝑘𝑥 and 𝑘𝑦  gives  
𝒇(𝒌) ≈
√𝟑
𝟐
𝒂(𝜹𝑲𝒙 − 𝒊𝜹𝑲𝒚) [3.16] 
With the help of the above expression, Equation [3.11] can be rewritten as  
√𝟑
𝟐
𝒂 𝒕 (
𝝐𝟎 − 𝑬 𝜹𝑲𝒙 − 𝒊𝜹𝑲𝒚
−(𝜹𝑲𝒙 + 𝒊𝜹𝑲𝒚) 𝝐𝟎 − 𝑬
)(
𝜶𝑨
𝜶𝑩
) = 𝟎 [3.17] 
Solution of Equation [3.17] with 𝜖0 → 0 is  
𝑬±(𝜹𝑲) = ±
√𝟑
𝟐
𝒂𝒕|𝜹𝑲| = ±ℏ𝒗𝒇|𝜹𝑲| [3.18] 
where 𝑉𝑓 =
√3
2ℏ
𝑎𝑡 is Fermi velocity of the Dirac particles near the K and K’ points. The value of 
𝑉𝑓  can be calculated by using nearest neighboring hopping interaction energy t that is ~ 2.80 eV 
and the lattice constant a. The second order terms become negligible for small values of 𝛿𝐾 and 
can be ignored for energies less than ± 1 eV from the Fermi-level [6]. After inserting all of the 
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parameters into, 𝑉𝑓  it turns out to be constant ~ 10
8 cm/s [7]. Same result can also be obtained 
from the general expression of the energy 𝐸 = [(𝑝𝑐)2 + (𝑚𝑐2)]1 2⁄  which gives the 𝐸 = 𝑝𝑐 
relationship for light in the limit of 𝑚 = 0 (as charge carriers in graphene behave like massless 
Dirac fermions for any low energy electronic excitations).  
The density of states (DOS), number of available states per unit volume and energy, is also 
affected by the linear band structure of graphene. At the Dirac points, the DOS actually becomes 
zero and therefore there are no free charge carriers at these points. In general, the density of 
electronic states, 𝑛(𝐸), is defined by [2, 8] 
𝒏(𝑬) =
𝟏
(𝟐𝝅)𝟐
∫ 𝒅𝜽∫ 𝜹(𝑬 − 𝑬𝒌). 𝒌𝒅𝒌
∞
𝟎
𝝅
−𝝅
 [3.19] 
We can then use the low-energy linear dispersion relation to express the above integral in terms of 
energy, 
𝒏(𝑬) =
𝟏
(𝟐𝝅)𝟐
𝟐𝝅∫
𝑬
(ℏ𝒗𝒇)
𝟐 . 𝜹(𝑬 − 𝑬𝒌) 𝒅𝑬
∞
𝟎
 [3.20] 
From here, the total density of electronic states can be obtained by multiplying by the degeneracy 
of four, resulting from the two energy bands and spin states, 
𝒏(𝑬) =
𝒈|𝑬|
𝟐𝝅(ℏ𝒗𝒇)
𝟐 [3.21] 
where 𝑔 is the degeneracy. From the above equation, it is clear that the DOS vanishes linearly at 
the Dirac points where energy is zero. This is a direct result of the linearity of the energy dispersion 
in the vicinity of the Dirac points. This particular situation is in contrast to typical two dimensional 
metals (parabolic band structure) where the DOS is 𝑛 (𝐸) =  𝑔𝑚∗ 2𝜋ℏ2⁄ . 
In summary, the linear dispersion of π and π* bands at the K- point along with the fact that 
they also touch leads to the conclusion that transport within graphene happens mainly by electrons 
hopping from one sub-lattice to the other. The linear band dispersion makes the electrons behave 
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like zero rest mass particles that travel with an effective speed of light 𝑉𝑓 =
𝑐
300
=
108𝑐𝑚
𝑠𝑒𝑐
. 
Moreover, together with the vanishing density of states this leads to an extremely high room 
temperature mobility of charge carriers of 200000 𝑐𝑚2/𝑉𝑠 that exceeds the best value for 
mobility (~ 1400 𝑐𝑚2/𝑉𝑠) in silicon [9]. The mean free path of the charge carriers in graphene 
has been measured to be in the sub micrometer range which makes ballistic transport possible [10]. 
In addition, the near-relativistic behavior of the charge carriers in graphene leads to a number of 
interesting phenomenon such as the quantum Hall effect at room temperature [11] and Klein 
tunneling [12]. All these unique properties of graphene make it a promising candidate for replacing 
silicon in future field effect transistor based devices.  
 
3.2 Graphene synthesis 
The first method to isolate monolayer graphene from highly oriented pyrolytic graphite (HOPG) 
crystals was developed by Novoselov et al. in 2004 [1, 4]. In this method, layers of graphene are 
separated from the HOPG crystal using Scotch tape and are deposited onto SiO2/Si substrate. The 
Scotch tape method has proved to be an easy way to obtain high quality graphene. However, the 
disadvantage of this process is the lack of control over the number of layers that makes it an 
inefficient process not suitable for large scale productions.  
 Another method for graphene production is epitaxial growth on silicon carbide (SiC) [13-
15]. In this method, wafer sized graphene can be produced by heating the SiC to high temperatures 
(1400-1600°C) where the Si sublimates and the remaining C atoms form epitaxial graphene. One 
advantage of epitaxial growth is to avoid the lengthy process of exfoliating graphene from graphite 
and re-deposition of small flakes onto a substrate. Therefore, this method is a simple and 
reproducible process for graphene synthesis. However, a disadvantage of this process is that the 
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first layer of graphene acts as a buffer layer i.e. has no electronic properties of graphene [16]. In 
addition, this process also requires high temperatures, ultrahigh vacuum, as well as high cost which 
limits its use in applications. 
 The most recent technique used to grow large size graphene is chemical vapor deposition 
(CVD) [17-19] which is used in this dissertation. The detailed description of CVD grown graphene 
is given in next section.  
3.2.1 Chemical vapor deposition growth 
CVD is a process for depositing highly ordered, solid, thin-film materials from gaseous chemical 
precursors. In the simplest way, CVD requires flowing a precursor gas or gases into a chamber 
containing heated objects to be coated [20]. The chemical reactions occur on and near the hot 
surfaces, resulting in the deposition of a thin film on the surface. In addition, the by-products along 
with unreacted precursor gases are exhausted out of the chamber by the continuous gas supply. In 
this way, a wide range of materials can be deposited in the form of uniform films. 
 Particularly for graphene, the growth is carried out in a tube furnace by thermal 
decomposition of hydrocarbon gases on the surface of transition metal substrates (such as Cu, Ni, 
Pt, and Ru) [17-19, 21, 22]. The transition metal works as catalyst to promote the decomposition 
of the precursor gas which enhances the growth. Among all the transition metals, most reports for 
graphene growth have been on Ni and Cu mostly due to their cheaper cost. However, the growth 
mechanism is different for Ni and Cu and which will be discussed after describing the fundamental 
processes of nucleation and growth of graphene on polycrystalline metal substrates. 
 The growth of graphene via CVD method takes place in two modes (a) segregation, and 
(b) surface catalysis [23]. Both the modes have similar growth steps: transport of the reactants 
through the boundary layer to the catalytic substrate, adsorption of reactants at the substrate, 
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atomic/molecular diffusion, nucleation, and domain growth. All of the steps are strong functions 
of temperature (T), pressure (P) and the available amount of precursor gases. For a given T and P, 
the concentration of adsorbates will reach an equilibrium which is determined by the sticking 
coefficient for the precursor molecules. However, thermal fluctuations or substrate defects form 
local regions of supersaturation where stable graphene nuclei can form. The nuclei continue to 
grow rapidly until the remaining supersaturated carbon species are incorporated into the graphene 
domains and such domains merge into each other to form a continuous sheet of graphene.  
In segregation mode, the C atoms diffuse into the bulk of the metal (e.g. Nickel) at higher 
temperatures (~ 900 °C), therefore the total amount of carbon available to the catalytic system is 
not self-limiting. As the solid solubility is a temperature dependent function, the C atoms come 
out from metal lattice during cooling. The number of graphene layers depends on the amount of 
diffused carbon and the rate of cooling. At fast cooling rate, the diffusion completely stops because 
the C atoms are frozen in the lattice at non-equilibrium concentrations. Conversely, for very slow 
cooling rates the C atoms completely come out from the bulk towards the surface and form clusters 
after encountering other carbon atoms.  
Secondly, surface catalysis mode requires a metal (Copper) catalyst that has very low solid 
solubility (< 0.001 C %) for carbon even at higher temperatures (~ 1000°C). Due to the low solid 
solubility, Cu can be annealed very close to its melting point (~ 1050 °C) to maximize the surface 
diffusion and catalytic activity. The surface diffusion of C atoms forms random nuclei of graphene 
on the Cu substrate. The coalescence of different graphene nuclei forms a continuous sheet of 
graphene. The most remarkable part of graphene growth on Cu is its self-limiting behavior i.e. 
catalyst reactivity decreases as a function of graphene coverage. Once monolayer graphene covers 
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the Cu surface completely, the reaction stops [shown in Fig. 3.4]. Overall, CVD grown graphene 
has excellent electrical properties with large scale coverage.  
In this work, a piece of 25-μm-thick Cu foil (purity ~ 99.99 %) of size ~ 1 cm × 1 cm was 
cleaned with acetone and methanol to remove any organic impurities before being loading into a 
hot wall furnace with 2’’diameter quartz tube [schematic is shown in Fig. 3.5 (a)]. The tube was 
evacuated to ~ 100 mTorr at room temperature using a mechanical pump. At room temperature 
the quartz tube was flushed three times with research grade Ar/H2 gas mixture (500/10 sccm) for 
20 minutes each to remove oxygen and water vapors. The flow of Ar and H2 was controlled by 
mass flow controllers and kept constant throughout the growth process. After purging the tube, 
furnace temperature was increased to 900°C with a ramp rate of 10 °C/min and kept constant for 
20 minutes to anneal the Cu foil. This annealing process is required for the complete removal of 
the native oxide from the Cu surface as well as the formation of larger Cu grains. Then at the same 
temperature, 7 sccm of ethylene [with unaltered flow of Ar/H2] was passed through the tube at a 
total pressure of~6 Torr to start graphene nucleation [temperature profile is shown in Fig. 3.5 (b)]. 
Full coverage of graphene on the Cu foil was achieved in 10 minutes followed by ceasing the flow 
of C2H4. Finally, the tube was allowed to cool naturally to room temperature in the Ar/H2 
environment.  
3.2.2 Graphene transfer process 
After CVD growth of graphene on Cu foil, it was transferred onto different semiconducting 
substrates such as SiC, Si, GaAs, and MoS2 by using a polymer assisted method [24]. A thick layer 
(~ 300 nm) of polymethyl methacrylate (PMMA) was spin coated onto one side of the Cu foils at 
3000 rpm for 45 seconds. This PMMA/graphene/Cu stack was baked on hot plate at 135°C for 10 
minutes. In the next step, the Cu was etched in iron chloride [FeCl3] solution. After complete 
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etching of the Cu within a few hours, the PMMA/graphene stack was washed in deionized (DI) 
water several times to remove traces of the Cu etchant solution. Such stack was kept in RCA 
solution (1:1:10 HCl/H2O2/H2O) for 15 minutes at room temperature to remove any remaining Cu 
residues and subsequently rinsed with DI water a few more times. In the next step, the floating 
PMMA/graphene film was scooped out directly onto the desired substrate and flattened by spin 
coating (1000 rpm for 90 seconds). After drying the PMMA/ graphene/ substrate stack at 135°C 
for 10 minutes, the stack was then placed in hot acetone to remove the PMMA. In the last step, the 
graphene/substrate was washed with a mixture of ethyl alcohol and DI water to remove the traces 
of acetone. The schematic of the PMMA assisted transfer process is shown in Fig. 3.6. A vacuum 
annealing (P ~ 5 Torr) was further performed at 300 °C in an Ar/H2 environment for 3 hours to 
obtain a clean graphene surface.  
Figure 3.7(a) shows an optical microscope image of graphene transferred onto a SiO2/Si 
substrate. In this image, the pink and yellow contrast represent the graphene and SiO2, respectively. 
The light pink color becomes darker with the increasing number of graphene layers. The graphene 
growth is further confirmed by Raman spectroscopy which is a fast, non-destructive technique 
ideal for distinguishing monolayer graphene from multilayer graphene and graphite. Raman 
spectra were taken with a Horiba Raman system using a 532 nm excitation laser with a 2400-line 
diffraction grating. Figure 3.7(b) shows a typical spectrum of CVD grown graphene transferred 
onto a SiO2/Si substrate. Transferred graphene exhibits two characteristic peaks; 2D peak at 2670 
cm-1 and G peak at 1579.89 cm-1. An absence of defect-induced D-peak in Raman spectra suggests 
growth of good quality graphene.   
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Figure 3.1: (a) Sp2 hybridization scheme in carbon atoms, and (b) formation of 𝜋 and 𝜎 states in 
graphene.  
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Figure 3.2: (a) The graphene hexagonal lattice is made of two inter-penetrating triangular lattices 
with unit vectors 𝑎1⃗⃗⃗⃗  and 𝑎2⃗⃗⃗⃗ . The primitive unit cell is shown by dashed diamond shape, and (b) 
the first Brillouin zone with reciprocal space lattice vector 𝑏1⃗⃗  ⃗ and 𝑏2⃗⃗⃗⃗  . 
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Figure 3.3: Graphene band structure from the solution of nearest neighbor tight binding model 
where encircled area exhibiting linear dispersion close to the Dirac points, K and K′ (image adapted 
from wikipedia.com). 
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Figure 3.4: Graphene growth on Cu substrate in surface catalysis mode, (a) thermal 
decomposition, surface adsorption, (b) diffusion and reaction with substrate, (c) desorption of 
volatile by products, and (d) nucleation and growth of monolayer graphene. 
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Figure 3.5: Schematic of (a) experimental setup and (b) temperature profile used in monolayer 
graphene growth on Cu substrate. 
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Figure 3.6: Schematic representation of PMMA assisted graphene transfer method. 
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Figure 3.7: (a) Optical microscope image at 5x magnification, and (b) Raman spectra of CVD 
grown graphene transferred onto SiO2/Si substrate. 
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Chapter 4 
Device fabrication and characterization methods 
 
In this dissertation, we fabricated graphene Schottky diodes with conventional (SiC, Si, GaAs) and 
van der Waals (MoS2) semiconductors using photolithography. In this chapter, section 4.1 
describes cleaning procedures for the semiconductor substrates. Section 4.2 explains 
photolithography processes used in device fabrication. Section 4.3 gives the overview of the 
different characterization methods. 
 
4.1 Substrate preparation  
In order to remove particles, organic and metallic contaminations, substrate cleaning is an essential 
part of the semiconductor device processing. Therefore, all semiconducting substrates are cleaned 
before any photolithography steps. The cleaning method varies based on the substrate i.e. hydrogen 
etching for silicon carbide (SiC) and wet chemical cleaning of Si and GaAs.  
4.1.1  SiC cleaning 
As received, solvent cleaned SiC substrates show a large number of deep, irregularly directed 
mechanical scratches over the entire surface as shown in Fig.4.1 (a). These scratches are caused 
by mechanical polishing and are bad for device performance, therefore it is necessary to remove 
such scratches. Hydrogen etching has been widely used to flatten the surface of a SiC wafer [1, 2]. 
In our hydrogen etching experiments, solvent cleaned SiC substrates are placed on a molybdenum 
(Mo) strip heater (2×0.5×0.005 in3) inside a homemade double wall etching chamber. First, the 
chamber is purged with Ar (with a flow rate of 40 sccm, 5N purity) gas for 10 minutes to remove 
oxygen. Then H2 (flow rate of 20 sccm, 5N purity) gas is added without altering the Ar flow. In 
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the second step, high current (~ 170 A) is passed through the Mo strip heater to heat the SiC 
substrate to about 1600°C for 15 minutes and then subsequently allowed to cool down in an Ar 
environment. During this whole process, cold water is flown in between the two walls of the 
chamber for efficient heat dissipation in order to aid in cooling. The reaction of SiC with H2 gas 
at high temperature results in gaseous hydrocarbons and elemental silicon byproducts as given 
below  
2𝑆𝑖𝐶 + 5𝐻2(↑) → 2𝑆𝑖𝐻4(↑) + 2𝐶2𝐻2(↑) [4.1] 
High temperature H2 etching produces regular arrays of wide (few hundred nanometers) atomically 
flat terraces separated by steps of unit cell height as can be seen in Fig.4.1 (b). In addition, 
hydrogen etching process provides a chemically inert surface by saturating the surface dangling 
bonds [3, 4]. 
4.1.2  Silicon cleaning 
As received Si substrates have a very thin native oxide layer that affects the electrical properties 
of devices. We used a buffered oxide etching (BOE) method to remove the native oxide [5]. In the 
first step, acetone (two times in an ultra-sonicator for 10 minutes each) is used to remove organic 
impurities from the Si substrates. Later on, the Si substrates are kept in methanol which works as 
a solvent for acetone. These solvent cleaned substrates are rinsed in deionized water (DI) and then 
dried with nitrogen gas. In the next step, the solvent cleaned substrates are kept at 70°C in an RCA 
solution (1:1:5 HCl: H2O2:H2O) for 10 minutes to remove metallic impurities, followed by a 
rinsing with DI water and a drying with nitrogen gas. In the last step, the Si substrates are kept in 
a BOE solution (7:1 volume ratio of 40 % NH4F in water to 49 % HF in water) for 15 mins to 
remove the native silicon dioxide from the Si wafers. This BOE cleaning process yields an H-
terminated smooth Si substrate [5]. 
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4.1.3  Gallium arsenide cleaning 
GaAs substrates are also processed through a standard degreasing method using an ultra-sonication 
in acetone, methanol and DI water. Next to remove the interfacial oxide of gallium and arsenic, 
the samples are immersed in NH4OH/H2O (1:2) solution for 3 minutes and rinsed with DI water 
followed by drying the surface with N2 gas. After this step the surface becomes covered by 
elemental arsenic and a small amount of gallium sub-oxide which can be removed by dipping the 
samples in HCl: H2O=1:1 solution for 1 minute. These HCl/H2O treated samples are then soaked 
in (NH4)2S (40%) for 10 minutes at room temperature to obtain a sulfur passivated GaAs surface 
[6].  
 
4.2 Device fabrication 
4.2.1  Photolithography  
Photolithography is a method used to transfer a pattern by selective exposure to a radiation source 
from a photomask to a photosensitive material deposited on a substrate [7]. The photolithography 
process involves several steps which are substrate preparation, photoresist (PR) coating, pre-
baking, ultra-violet (UV) exposure, developing and post-baking. The procedure of substrate 
preparation has already been discussed in previous section. In this work, all substrates (SiC, Si, 
and GaAs) are spin coated (3000 revolutions per minute for 45 seconds) with Shipley -1813 
positive PR. The Spin coating process results in a uniform, thin layer of PR that is baked at 105°C 
for 60 seconds on a hot plate. After baking, the PR coated substrates are exposed to UV light for 
55 seconds through a transparent glass plate with patterned chromium areas on it, known as a 
photomask. The mask is placed between the radiation source and the wafer to selectively expose 
parts of the substrate to UV light. The UV exposed area of a positive PR becomes soluble in the 
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developer solution. As a result, the exposed PR parts are removed by keeping the substrate in MF-
321 developer solution for 60 seconds. The remaining PR would become a protecting layer for the 
underlying substrate. Immediately after developing the pattern the samples are then loaded into an 
electron-beam evaporation system for dielectric deposition. 
4.2.2  Electron-beam evaporation 
Electron-beam (e-beam) evaporation is the most widely used vacuum evaporation technique for 
preparing high quality metal and dielectric thin films [8]. The evaporant material is kept in a water 
cooled crucible. The purity of the evaporant is ensured because only a small amount of material 
melts (or sublimes) while the rest of the material close to the crucible surface remains unmelted. 
In the most common configuration the electrons are thermionically emitted from a heated filament. 
The filament is kept away from the direct line of sight of the evaporant and substrate to avoid the 
possible contamination to film from the heated source. The filament is biased negatively with 
respect to a nearby grounded anode to accelerate the electrons. In addition, a transverse magnetic 
field is also applied to deflect the e-beam in a 270° circular arc to focus it on the crucible. This 
deflection is necessary because the electrons are emitted in a random manner and must be directed 
toward a very small area where the evaporation will occur. Once the e-beam strikes the target 
surface, the kinetic energy of electron is transferred into thermal energy. Although the energy 
transferred by a single electron is quite small, the large number of electrons striking the surface 
provides sufficient energy to vaporize the target material. This process produces energy of several 
million watts per square inch due to the high intensity of heat generated by the electron beam, 
therefore the evaporant holder must be water cooled to prevent it from being destroyed. The 
schematic of the e-beam evaporation system is shown in Fig.4.2. 
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 In this work, SiO2 (100 nm) is deposited on top of the semiconductors using a Telemark e-
beam evaporator that can achieve the base pressure of 2.0E-6 Torr. After achieving base pressure, 
1.2 sccm oxygen is back flown into the chamber to promote oxide deposition. Loose pieces of 
SiO2 are placed in an alumina crucible and melted at temperature of ~2400°C. The emission current 
is set by simply increasing it from zero until the desired deposition rate is achieved (usually ~60 
mA gives deposition rate of ~ 10 Å/sec on the crystal monitor) at constant accelerating voltage of 
10 KV.  
4.2.3  Lift-off process 
Before e-beam evaporation, a patterned PR layer was spin coated on the substrates where the PR 
was selectively removed in the areas where material (dielectric or metal) is to be deposited [7]. 
However, the material deposits over the entire surface of the substrate during the e-beam 
evaporation process. Therefore, it is necessary to remove the material from the undesired places 
which can be done by the lift-off process. In the lift-off process, the PR layer serves as a sacrificial 
material that will be dissolved in a solvent bath causing the undesirable material to be removed. 
There are some issues that need to be addressed when performing a lift-off process. The biggest 
issue is that the material layer might remain on the unwanted regions of substrate. This could be 
due to a very thin layer of PR below the deposited film which cannot dissolve properly. It is also 
highly possible that the material reattached to the open surface at a random locations and which 
would make it very difficult to remove after drying. In addition, during material deposition the 
film can cover the sidewall of the PR which would not allow the lift-off solvent to dissolve the PR. 
Therefore, all the steps should be performed very carefully in order to fabricate good devices. 
 In this work, the substrates are kept in acetone at 70°C on a hot plate after dielectric 
deposition. The hot acetone dissolves the remaining S-1813 PR along with the undesirable material 
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on top of it and only leaves the material at the desired locations on the substrate. Fig.4.3 shows the 
procedure for the device fabrication which includes photolithography process, dielectric 
deposition, and lift-off. 
4.2.4  Metallization 
After the dielectric lift-off process, the same photolithography steps (spin coating, baking, UV-
exposure, and pattern development) are performed for metallization. For the metallization process, 
a layer of metal is deposited on the substrate to provide electrical contact to the devices. Graphene 
makes Ohmic contact with gold (Au), therefore we first patterned Cr/Au electrodes on the 
semiconducting substrates and then transferred graphene on top. For all substrates, Cr/Au (10/150 
nm) is deposited on top of SiO2 (100 nm) via e-beam evaporation in a vacuum chamber with base 
pressure of 2.0E-6 Torr. Here, the SiO2 provides insulation between the top metal electrode and 
the bottom semiconductor. Here, a thin layer of chromium is used as an adhesion promoter because 
gold does not make good contact with SiO2 [9]. After metallization, the metal lift-off process is 
performed in hot acetone to remove metal from undesired locations. Next, an Ohmic contact is 
formed on the back of each semiconductor to complete the diode structure. Nickel of thickness of 
100 nm is deposited on back of SiC via sputtering and annealed at 600°C in an argon environment 
to make a low resistance contact [10]. Conducting silver paste is used to make Ohmic contact on 
the back of Si. On the other hand, Ohmic contact on GaAs is formed by depositing a multilayer 
AuGe/Ni/Au (50/20/100 nm) using e-beam evaporation followed by a rapid thermal annealing at 
T~400°C in a forming gas environment [11]. After pre-patterning the diode structure, CVD grown 
graphene is transferred on to it using the PMMA assisted transfer method described in chapter 3. 
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4.3 Characterization techniques 
4.3.1  Temperature dependent current-voltage measurements  
Current-voltage (I-V) measurements are the most standard characterization technique to determine 
key parameters, ideality factor (𝜂) and barrier height (𝜙𝐵0), of a Schottky diode. However, I-V 
measurements at one particular temperature (T) does not give any information about the carrier 
transport mechanism. Therefore, temperature dependent I-V measurements are required for a 
better understanding of the device transport mechanism.  
 In this work, two different set up are used to measure the T dependent electrical properties. 
The first I-V characterization set up consists of a Keithley 2400 source meter, a custom made four 
probe station mounted in a vacuum chamber with a SHI cryogenic compressor, a Lakeshore 300 
temperature controller and a computer that controls and displays the real time measurements. The 
sample is mounted on top of a molybdenum plate using double sided insulating tape. A 25-micron 
thick gold wire is soldered to connect the sample with metal posts on the plate. The metal posts 
make pressure contact with the four probe station. All the components are interfaced in a LabVIEW 
program that allows controlled T dependent I-V measurements. 
 Another set up to perform such measurements was quantum design’s MPMS-XL SQUID 
magnetometer with modified transport probe which allows to perform electrical measurements 
down to liquid helium temperature. To modify the probe, a circular 6-pin holder (2 pins are 
removed out of total 8 pins) is mounted at the bottom end of the probe. Next, the sample is mounted 
on top of a chip carrier (Au/SiO2) by using double sided kapton tape. The chip carrier and sample 
are connected via a gold wire (25 𝜇m). Finally, this chip carrier is attached to second 6-pin holder 
with the help of rubber cement and connections are made by indium soldering of gold wire. The 
second holder with the sample is attached to the first one and secured by using non-magnetic 
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screws through the two open holes [setup is shown in Fig.4.4]. For T dependent I-V measurements, 
an external device controller (EDC) is connected to QD’s Multiview operating system along with 
a Keithley 2400 source meter through a GPIB interface.  
 The detailed description of Schottky junctions has already been discussed in section 2.3. 
In general, the Schottky diode parameters can be extracted by plotting its semi-logarithmic 
[𝑙𝑛(𝐼) − 𝑉] characteristics as shown for graphene/Si in Fig.4.5. Three different regions can be 
clearly seen in such plot: the initial nonlinear region “a” is due to non-exponential behavior of the 
diode when 𝑉 <  3𝑘𝑇/𝑞, middle linear region “b” and last saturating region “c” where series 
resistance (𝑅𝑆) dominates the transport mechanism. The Schottky barrier height and the ideality 
factor both are obtained from the middle linear region. First, saturation current (𝐼𝑆) is obtained 
from the Y-axis intercept using linear fitting to region “b” [12] 
𝐼𝑆 = 𝐴𝐴
∗𝑇2𝑒𝑥𝑝 (−𝑞𝜙𝐵0 𝑘𝑇⁄ ) [4.2] 
Thus,  
𝜙𝐵0 = (𝑘𝑇/𝑞) 𝑙𝑛(𝐴𝐴
∗𝑇2/𝐼𝑆) [4.3] 
The ideality factor (𝜂) can be obtained from the slope of the linear fit to region “b” as follows 
𝜂 = (𝑞 𝑘𝑇⁄ )(𝑑𝑉 𝑑 (𝑙𝑛 𝐼⁄ )) [4.4] 
However, 𝑅𝑆 can be obtained from region “c” where the I-V characteristics of a Schottky diode 
obey the TE model given by [13] 
𝐼 = 𝐼𝑆 𝑒𝑥𝑝[𝑞(𝑉 − 𝐼𝑅𝑆)/𝜂𝑘𝑇] [4.5] 
and the differentiation of the above equation with respect to 𝐼 would give 
𝑑𝑉 𝑑(𝑙𝑛 𝐼)⁄ = 𝑅𝑆𝐼 + 𝜂𝑘𝑇 𝑞⁄  [4.6] 
Thus, 𝑅𝑆 can be obtained from the slope of 𝑑𝑉/𝑑(𝑙𝑛 𝐼) versus 𝐼 plot. 
 
64 
 
4.3.2  Scanning tunneling microscopy/spectroscopy 
Sir Gerd Binning and Sir Heinrich Rohrer invented scanning tunneling microscopy (STM) in 1981 
and won the Noble prize for it in 1986 [14]. Since then STM has become a powerful tool to image 
the surface of conducting samples with real space atomic resolution which also allows to study 
local electronic properties down to atomic limits. An ultra-high vacuum (UHV) STM can provide 
spatial resolution in the sub-angstrom range in vertical direction (along z-axis) with a lateral 
resolution of one angstrom (depends on tip radius and bias voltage) [15]. Because of these 
capabilities, STM is a very useful technique in various research areas such as nanoscience.  
 The physical phenomenon behind the STM is the quantum mechanical-tunneling effect 
that accounts for the possibility of electrons to overcome a potential barrier which would be 
prohibited in classical mechanics [15]. In experiments, a sharp metallic tip usually made of 
tungsten or a platinum-iridium alloy is brought to within several angstroms of a conducting 
surface. When a bias voltage is applied between tip and sample, electrons from the tip begin to 
tunnel through the vacuum gap into the sample or vice versa, depending upon the sign of the bias 
voltage. This flow of electron gives rise to a tunneling current that can be measured as a function 
of the (x, y) location and applied voltage with the help of piezoelectric transducers. These 
transducers provide motion in the three orthogonal directions. A saw tooth waveform rasters the 
tip in the x-direction, while a ramp voltage advances the raster signal in the y-direction. Another 
voltage applied to z-axis transducer maintains separation of a few angstroms between the tip and 
the sample. The tunneling current has an exponential dependence on the sample-tip separation 
which can be written as  𝐼𝑡 ∝ 𝑒
−𝑘𝑑 where 𝑑 is the distance between the tip and the sample surface. 
This exponential dependence makes STM very sensitive to surface corrugations. The schematic 
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illustration of the operation of an STM is shown in Fig. 4.6 (a). The picture of low temperature 
STM used in this dissertation is shown in Fig. 4.6 (b). 
 The STM can be operated in two different modes, constant current and constant height 
mode [15]. In constant current mode, the tip is scanned over the surface while the feedback loop 
keeps the tunneling current constant by adjusting the height of the tip at each measurement point. 
Whenever, the system detects an increase (decrease) in tunneling current, it adjusts the voltage 
applied to the z-axis piezo transducer to decrease (increase) the distance between the tip and the 
sample. Therefore, the motion of the scanner corresponding to height change constitutes the data 
set that generates a topographic image of the sample surface. Constant current mode is most 
frequently used in STM imaging because it can measure an irregular surface with high precision. 
However, the finite response time of the feedback loop and piezoelectric transducer makes 
scanning slower in this mode.  
On the other hand, in constant height mode the tip moves in a horizontal plane above the 
sample surface and the tunneling current varies depending on topography and the local surface 
electronic properties of the sample. The measurement of tunneling current modulation at each 
location gives the data set. The advantage of constant height mode is that it allows scanning with 
a faster speed, however, it provides useful information only for relatively smooth surfaces. The 
schematics of constant current and constant height mode are shown in Fig. 4.7 (a) and (b). 
 In addition to the topographical information, STM can be used to obtain information about 
electronic states and energy spectra from the local differential conductance (𝑑𝐼/𝑑𝑉). This mode 
is called scanning tunneling spectroscopy (STS). In STS experiments, the tunneling current is 
measured as a function of the bias voltage applied between the tip and the sample. For small bias 
voltages, the tunneling current can be written as  
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𝐼 ∝ ∫ 𝜌𝑆(𝐸𝐹 − 𝑒𝑉 + 𝜖)𝜌𝑇(𝐸𝐹 + 𝜖)
𝑒𝑉
0
𝑑𝜖 [4.7] 
where 𝜌𝑆 and 𝜌𝑇 are the density of states (DOS) of the sample and tip respectively. Under the 
assumption of a constant DOS for the tip, the 𝑑𝐼/𝑑𝑉 is directly proportional to the sample density 
of states  
𝑑𝐼
𝑑𝑉
∝  𝜌𝑆(𝐸𝐹 − 𝑒𝑉 + 𝜖) [4.8] 
To obtain STS data, the STM tip is placed above a particular location of the sample in constant 
height mode (feedback loop is turned off). In this way, a bias voltage of desired range is swept in 
between the tip and sample. During the sweep, the change in tunneling current as a function of 
electron energy is recorded and referred to as a 𝐼 − 𝑉 curve. However, the slope of 𝐼 − 𝑉 curve 
(i.e. 𝑑𝐼/𝑑𝑉) is more fundamental as it corresponds to the electron density of states at the local 
position of tip. Taking numerical differentiation of 𝐼 − 𝑉 plot at each voltage is one way to produce 
a 𝑑𝐼/𝑑𝑉 plot but it produces very noisy data. Therefore, it would be much better to measure the 
derivative directly. Such a measurement is possible using a lock-in amplifier that filters the noise 
at frequencies away from a selected modulation frequency. The idea is to add a small AC voltage 
(dV) to the slowly varying DC bias voltage that is applied to the tip and the sample. When the 
feedback loop is removed, this small AC voltage modulation gives the current modulation 𝑑𝐼 at 
the same frequency. This current modulation is due to two factors; resistance and reactance of the 
circuit. The resistance component is the 𝑑𝐼 that carries the DOS information for the given energy 
and spatial location. On the other hand, the reactance component is 90° out of phase with the 
resistive component and can be removed by suitable selection of the lock-in phase. 
 In this dissertation, we used variable temperature and low temperature ultra-high vacuum 
Omicron STMs, at room temperature and at liquid nitrogen temperature (77K) with base pressure 
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of ~1 × 10-11 Torr, to study the morphology and electronic properties of graphene Schottky 
junctions.  
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Figure 4.1: AFM images of the 6H-SiC (0001) substrate (a) before and (b) after the H2 etching at 
~1600oC for 15 mins. 
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Figure 4.2: (a) Photograph of Telemark e-beam evaporation system. (b) Schematic diagram of e-
beam evaporation system. (c) Picture of water cooled hearth. 
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Figure 4.3: Schematic of device fabrication process using photolithography. 
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Figure 4.4: Modified sample holder for quantum design MPMS system. (a) Schematic of sample 
holder. (b) Picture of sample and chip carrier mounted on first holder. (c) First holder connected 
to second holder on one side of transport rod. (d) Electrical connections on the other side of 
transport rod. (e) Picture of electrical connection switch box, and (f) Keithley source meter. 
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Figure 4.5: Room temperature ln(𝐼) versus 𝑉 plot for graphene/n-Si Schottky junction showing 
non-exponential region “a”, linear region “b” and series resistance dominated region “c”. 
  
73 
 
 
 
 
Figure 4.6: (a) Schematic view of scanning tunneling microscope (image adapted from 
wikipedia.com). (b) Picture of Omicron low temperature STM used in this dissertation.  
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Figure 4.7: Schematic view of (a) constant current, and (b) constant height imaging mode in a 
scanning tunneling microscope.  
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Chapter 5 
 Intrinsic inhomogeneity in barrier height at monolayer 
graphene/SiC Schottky junction 
 
 
5.1 Introduction 
Metal-semiconductor Schottky junctions, characterized by SBH and ideality factor, are crucial to 
the operation of semiconductor devices. Non-ideal behaviors of Schottky junctions have been 
correlated to spatial inhomogeneity at the junction due to interface roughness, metal layer 
thickness variations, dislocations and grain boundaries in the metal layer, and the presence of 
atomic steps in the semiconductor [1-3].  
 Graphene, a semimetal with linear energy dispersion [4], also forms Schottky junctions 
when interfaced with semiconductors [5]. With a tunable work function by an electric field [6], 
graphene-semiconductor Schottky diodes [5], solar cells [7], photo detectors [8], and three terminal 
transistors with up to 106 on/off ratio [9, 10] have been reported. Of particular interest is the 
graphene/SiC Schottky junctions, where epitaxial graphene (EG) can be grown directly on wafer-
sized substrates [11, 12]. In addition, hexagonal SiC is a polar material available with two surface 
terminations: Si-face (0001) and C-face (000-1). The opposite direction of polarization of the two 
substrates leads to p- and n-type doping in graphene on Si- and C-SiC, respectively [13]. 
 Simple TE theory is typically invoked to calculate the SBH of graphene/ semiconductor 
Schottky junctions, which inherently assumes a perfect homogeneous junction interface. However, 
large variations in SBH, ranging from 0.08 eV to 1.15 eV, have been reported for the graphene/Si-
SiC Schottky junctions [5, 14-18]. While these fluctuations can be related to the number of 
graphene layers, e.g., EG on SiC typically consists of one to three layers on a warped interface 
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layer [19], and exfoliated and CVD graphene studied are typically single layer [20]. The impact of 
spatial inhomogeneity has not been fully considered, particularly when graphene is normally 
susceptible to form ripples and ridges upon interfacing with another material [13, 21]. The lateral 
barrier inhomogeneities are speculated as the possible cause for different SBHs obtained from C-
V and I-V measurements for few layer EG/Si-SiC junction [22]. Such variation in SBH has also 
been related to step length in EG/4H-SiC (0001) [23]. S. Rajput et al. also shown that the atomic-
scale spatial fluctuations in SBHs directly follow the undulation of ripples in CVD graphene 
transferred onto both Si- and C-face SiC using STM/STS [13]. However, no transport study has 
directly related SBH variations to spatial inhomogeneities in graphene/SiC Schottky junctions. 
 In this chapter, we investigate the effect of intrinsic spatial inhomogeneities at monolayer 
graphene/SiC Schottky junctions using Raman spectroscopy, STM/STS, and T dependent I-V 
measurements. To minimize interfacial charge contributions to SBH variations, Schottky junctions 
are fabricated on chemically inert Si- and C-SiC substrates. The substrate preparation and device 
fabrication process has already been discussed in chapter 4 (section 4.1 and 4.2). By transferring 
monolayer CVD graphene onto these substrates, we also eliminate the possible SBH variations 
due to layer thickness.  
 We observe non-ideal behavior such as increase of zero bias SBH and decrease of 𝜂 with 
increasing temperature in I-V characteristics. Such behavior is directly related to the three main 
types of spatial inhomogeneities as revealed by STM: atomic scale ripples, nanometer ridges, and 
deformation caused by SiC steps. Spatially resolved STS measurements over ripples show a Dirac 
energy at 270 meV with full width at half maximum (FWHM) of 70 meV. This broad distribution 
indicates modified thermionic emission-diffusion theory is necessary to better estimate the SBHs. 
Assuming a Gaussian distribution of the barrier height, we find mean barrier heights of 1.30 eV 
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and 1.16 eV for graphene/C-SiC and graphene/Si-SiC junctions with standard deviations of 0.18 
and 0.16 eV, respectively. 
 
5.2 Results  
5.2.1 STM/STS on graphene/SiC junction 
The transfer of graphene is confirmed by Raman spectroscopy and STM imaging. The 2D Raman 
band exhibits the same frequency (2655 ±2cm-1) for graphene transferred on both faces of SiC, 
indicating similar stress [24]. The FWHM of the 2D peaks are 40 and 42 cm-1 for the Si- and C-
face, respectively, consistent with single layer graphene [13]. Fig. 5.1(a) is an STM image of 
graphene transferred on the Si-SiC, and further annealed at ~300 oC in UHV for 30 min. Clearly 
evident are graphene ridges 2.5 nm in height, 7 nm in width, and hundreds of nm in length, likely 
originated from the CVD growth [20], and preserved during the transfer process. Additional 
smaller spatial fluctuations (i.e. ripples) are also observed, similar to earlier work [21, 25]. Fig. 
5.1(b) is a close-up view of a ripple, showing that the honeycomb lattice is continuous throughout 
the corrugations. This indicates that ripples are the buckled-up region of the same graphene layer 
[26]. A line profile taken along the dashed line indicates a step height of 1.8 nm, corresponding to 
~ 6 Si-C bilayer, on top of which an average ripple height of 0.34 nm is seen [Fig. 5.1(a) inset]. 
Graphene is also continuous over SiC steps [Fig. 5.1(a)]. Overall, ripples, ridges, and SiC steps 
are the three main types of intrinsic spatial inhomogeneities that can exist at the graphene/SiC 
junctions. 
 The electronic properties of graphene/Si-SiC are further investigated by STS. The inset in 
Fig. 5.1(b) is a dI/dV spectrum taken at the flat region, which exhibits two characteristic minima, 
one at zero bias (𝐸𝐹) caused by phonon assisted inelastic tunneling [27], and the other at +0.22 eV 
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attributed to the Dirac point (𝐸𝐷). The position of 𝐸𝐷 with respect to 𝐸𝐹 indicates p-type doping in 
graphene [13], which is further confirmed by Hall measurements. These results are consistent with 
the H-intercalated epitaxial graphene on SiC (0001) [28-30], confirming that the H2/Ar processing 
indeed leads to H-terminated SiC. Hall measurements indicate a mobility of 27,500 cm2/Vs, much 
higher than those on SiO2 [31] and closer to that on BN substrates [32], likely a result of the 
atomically flat H-terminated SiC surfaces. 
 Fluctuations in Dirac energy between 205 to 315 meV are also found in spatially resolved 
dI/dV measurements. Spectra taken across a ripple at locations 1-13 marked in Fig. 5.1(c) are 
shown in Fig. 5.1(d). While all spectra exhibit the two characteristics minima EF and ED, 
fluctuations in the Dirac point are clearly seen (marked by vertical arrows), consistent with our 
earlier work [13]. By calculating the normal probability distribution, a mean value of 270 meV in 
Dirac energy with FWHM of 70 meV are obtained [inset Fig. 5.1(d)]. 
Atop the brightest region (spectrum 5-7), an additional peak at ~ 0.44 eV is also observed, 
possibly due to charged impurity trapped underneath graphene. The annealing of the H-terminated 
SiC substrates at 600 oC prior to graphene transfer likely causes partial desorption of hydrogen 
from the SiC surface, and the resulting Si dangling bonds may introduce additional states. 
However, the overall graphene morphology and electronic properties is not altered. Similar 
measurements were done for graphene/C-SiC without the annealing at 600oC, where graphene is 
found to be n-type with a Dirac point at 0.42 eV below 𝐸𝐹 and FWHM of 42 meV [13]. 
5.2.2 I-V measurements on graphene/SiC junction 
Temperature dependent I-V measurements are carried out on the processed devices. At 310 K, 
both graphene/C-SiC and Si-SiC junctions show rectifying behaviors [Fig.5.2 (a)], suggesting the 
formation of Schottky diodes. A greater forward current for graphene/Si-SiC indicates a smaller 
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SBH. I-V spectra taken for graphene/C-SiC Schottky junction at 250-340 K are shown in 
Fig.5.2(b) (lower temperature measurements are not shown due to carrier freeze-out in SiC [5, 
22]). Increase in forward bias current with increasing temperature [Fig.5.2(b) inset] suggests 
thermally excited transport across the junction. Similar temperature dependent behavior is also 
observed for graphene/Si-SiC junction. 
The current across a metal/semiconductor Schottky junction can be written by TE theory 
as 
𝐼 = 𝐼𝑆 [𝑒𝑥𝑝 (
𝑞𝑉
𝜂𝑘𝑇
) − 1]  [5.1] 
where 𝐼𝑆 is the saturation current density, T the temperature, 𝑘 the Boltzmann constant and 𝜂 the 
ideality factor. The zero-bias SBH 𝜙𝐵0 can be obtained from the extrapolation of 𝐼𝑆 in the semi-
log forward bias 𝑙𝑛(𝐼) − 𝑉  
𝜙𝐵0 =
𝜂𝑘𝑇
𝑞
𝑙𝑛 (
𝐴𝐴∗𝑇2
𝐼𝑆
)                                                                    [5.2] 
where 𝐴 is the diode area, and 𝐴∗the Richardson constant. The ideality factor is a dimensionless 
parameter that accounts for the deviation from TE theory (𝜂 = 1 for ideal junction), and can be 
calculated from the slope of the linear region of the forward I-V 
𝜂 =
𝑞
𝑘𝑇
𝑑𝑉
𝑑(𝑙𝑛 𝐼)
      [5.3] 
The 𝑙𝑛(𝐼) − 𝑉 characteristics at 310 K for graphene/C-SiC and graphene/Si-SiC junctions are 
shown in Fig. 5.3 (a). A linear region is observed in low bias region (from 0.1 to 0.4 V) where TE 
model is applied to obtain junction parameters. However, non-linearity in high voltage region 0.5-
1.2 V is attributed to the contribution of other processes such series resistance. In this voltage 
range, series resistance is estimated to be 7 K-ohm at 300 K for both graphene/SiC junctions. Next, 
Richardson method is used to obtain temperature independent barrier height from the slope of 
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linear region of 𝑙𝑛(𝐼𝑆 𝑇
2⁄ ) versus 1000/𝑇 plot. However, a non-linear [scattered data points as 
shown in Fig. 5.3 (b)] Richardson plot is observed for graphene/SiC suggesting temperature 
dependent barrier height. The temperature dependent zero bias SBH and ideality factor are 
calculated using Equation [5.2] and [5.3], with a diode area of 1.96 mm2 and Richardson constant 
𝐴∗ = 1.46×106A m-2 K-2 for n type 4H-SiC, and shown in Fig. 5.3(c). From 250 to 340 K, the 
barrier height increases from 0.57 to 0.79 eV, and the ideality factor decreases from 5.40 to 4.16 
for the graphene/C-SiC Schottky junction. A similar trend is also seen for the graphene/Si-SiC 
junctions with a larger overall ideality factor, and smaller barrier height. 
 
5.3 Discussion 
The TE theory assumes a perfect homogeneous junction interface and a single SBH, however, our 
STM/STS results clearly indicate spatial inhomogeneity in graphene that cause fluctuations in 𝐸𝐷. 
Hence here instead of calculating SBHs based on the simple Richardson plot as was done in most 
recent studies [5, 15, 16], we apply the Werner’s model that relates the mean (𝜙𝑏𝑚) and apparent 
(𝜙𝐵0) barrier height as follows 
𝜙𝐵0 = 𝜙𝑏𝑚(𝑇 = 0) −
𝑞𝜎𝑆
2
2𝑘𝑇
  [5.4] 
This is based on the assumption of a Gaussian distribution of the barrier height, where the apparent 
barrier height is the experimentally measured values of 𝜙𝐵0, and 𝜎𝑆 is the standard deviation with 
a lower value indicating a more homogeneous barrier. 
The apparent barrier height 𝜙𝐵0 as a function of 𝑞/2𝑘𝑇 is shown in Fig. 5.4 (a). The mean 
barrier height and standard deviation as determined from the slope and intercept are 𝜙𝑏𝑚 =
1.30 𝑒𝑉 and  𝜎𝑆 = 1.18 𝑒𝑉 for graphene/C-SiC junction over the temperature range of 250-340 K. 
The standard deviation of 14% suggests a large interface inhomogeneity. Similar analysis for the 
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graphene/Si-SiC junction yields a mean barrier height of 1.16 eV with a standard deviation of 0.16 
eV. Alternatively, the influence of spatial inhomogeneities can be considered by calculating the 
flat band barrier height (zero electric field in semiconductor), which is an intrinsic parameter given 
by [33] 
𝜙𝑏𝑓 = 𝜂𝜙𝐵0 − (𝜂 − 1) (
𝑘𝑇
𝑞
) 𝑙𝑛 (
𝑁𝐶
𝑁𝑑
)  [5.5] 
where 𝑁𝐶  is the effective density of states in the conduction band and 𝑁𝑑 is the donor 
concentration. Fig.5.4 (b) shows the variation of 𝜙𝑏𝑓 as a function of temperature for graphene/Si-
SiC and graphene/C-SiC. Linear fitting using 
𝜙𝑏𝑓 = 𝜙𝑏𝑓(0) + 𝛼𝑇  [5.6] 
leads to 𝜙𝑏𝑓(0) of 3.20 and 2.38 eV with corresponding 𝛼 of 1.27×10
-3 and 1.39×10-3 eVK-1 for 
graphene/Si-SiC and graphene/C-SiC, respectively. Where 𝜙𝑏𝑓(0) and 𝛼 are the flat band barrier 
height extrapolated to the absolute zero and the temperature coefficient of the flat band barrier 
height, respectively. It is found that 𝜙𝑏𝑓  is always larger than 𝜙𝐵0, but unlike 𝜙𝐵0, it appears to be 
nearly constant over the whole range of temperature (250- 340 K) with a slight variation around 
the average value of 3.57 eV and 2.78 eV for graphene/Si-SiC and graphene/C-SiC, respectively 
and this behavior is similar to the previous studies on normal metal-semiconductor junctions [34]. 
In addition, Equation [5.5] provides a relationship between the measured zero bias barrier height 
𝜙𝐵0 and ideality factor𝜂. Under the assumption of bias independent ideality factor with values 
larger than one, this relationship takes a linear form as explained by Werner et al. [36] and shown 
by Schmitsdrof et al. [34]. The zero bias barrier height as a function of ideality factor is shown in 
Fig. 5.4(c) for both the junctions. Extrapolation of the barrier height at unity ideality factor leads 
to the lateral homogeneous barrier height of 1.29 and 1.22 eV for graphene/C-SiC and graphene/Si-
SiC junctions, respectively, similar to earlier studies of Ag/Si (111) Schottky junctions [35]. These 
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SBH values are also in excellent agreement with the mean SBH values obtained from the 
temperature dependent apparent barrier height in Fig. 5.4(a), indicating that transport across the 
graphene/SiC Schottky junctions is consistent with a modified thermionic emission with a 
Gaussian distribution of barrier heights.  
In summary, monolayer graphene/SiC Schottky junctions are studied using STM/STS and 
temperature dependent I-V measurements. Deviations from ideal behavior are explained by barrier 
height variations present at the interface, caused by intrinsic spatial inhomogeneities such as 
graphene ridges and ripples, and SiC substrate steps. Our findings reveal the critical role of the 
spatial fluctuations in the intrinsic Schottky barrier height, and is directly applicable to other 2D 
materials/semiconductor Schottky junctions. 
 
 
References 
1. J. H. Werner and H. H. Guttler. Barrier inhomogeneities at Schottky contacts. J. Appl. Phys. 
69, 1522 (1991). 
2. R. T. Tung. Electron transport at metal-semiconductor interfaces: General theory. Phys. Rev. 
B 45, 13509 (1992). 
3. S. Chand and J. Kumar. Current-voltage characteristics and barrier parameters of Pd2Si/p-Si 
(111) Schottky diodes in a wide temperature range. J. Appl. Phys. 82, 5005 (1997). 
4. A. H. Castro Neto, F. Guinea, N. M. R. Peres, K. S. Novoselov and A. K. Geim. The electronic 
properties of graphene. Rev. Mod. Phys. 81, 109 (2009). 
5. S. Tongay, M. Lemaitre, X. Miao, B. Gila, B. R. Appleton and A. F. Hebard. Rectification at 
graphene-semiconductor interfaces: zero-gap semiconductor based diodes. Phys. Rev. X 2, 
011002 (2012). 
6. Y. J. Yu, Y. Zhao, S. Ryu, L. E. Brus, K. S. Kim and P. Kim. Tuning the graphene work 
function by electric field effect. Nano Lett. 9, 3430 (2009). 
7. Y. Lin et al. Graphene/semiconductor heterojunction solar cells with modulated antireflection 
and graphene work function. Energy Environ. Sci. 6,108 (2013). 
83 
 
8. Y. An, A. Behnam, E. Pop and A. Ural. Metal-semiconductor-metal photodetectors based on 
graphene/p-type silicon Schottky junctions. Appl. Phys. Lett. 102, 013110 (2013). 
9. H. Yang et al. Graphene barristor, a triode device with a gate-controlled Schottky barrier. 
Science 336, 1140 (2012). 
10. T. Georgiou et al. Vertical field-effect transistor based on graphene–WS2 heterostructures for 
flexible and transparent electronics. Nat. Nanotech. 8, 100 (2013). 
11. K. V. Emtsev et al. Towards wafer-size graphene layers by atmospheric pressure 
graphitization of silicon carbide. Nat. Mater. 8, 203 (2009). 
12. G. F. Sun et al. Si diffusion path for pit-free graphene growth on SiC (0001). Phys. Rev. B 84, 
195455 (2011). 
13. S. Rajput, M. Chen, Y. Liu, Y. Y. Li, M. Weinert and L. Li. Spatial fluctuations in barrier 
height at the graphene–silicon carbide Schottky junction. Nat. Commun. 4, 2752, (2013). 
14. M. J. Tadjer et al. Vertical conduction mechanism of the epitaxial graphene/n-type 4H-SiC 
heterojunction at cryogenic temperatures. Appl. Phys. Lett. 100, 193506 (2012). 
15. H. Zhong et al. Charge transport mechanisms of graphene/semiconductor Schottky barriers: 
A theoretical and experimental study. J. Appl. Phys. 115, 013701 (2014). 
16. S. Tongay, T. Schumann and A. F. Hebard. Graphite based Schottky diodes formed on Si, 
GaAs, and 4H-SiC substrates. Appl. Phys. Lett. 95, 222103 (2009). 
17. S. Sonde, F. Giannazzo, V. Raineri and E. Rimini. Investigation of graphene–SiC interface by 
nanoscale electrical characterization. Phys. Status Solidi B 247, 912 (2010). 
18. S. Sonde, F. Giannazzo, V. Raineri, R. Yakimova, J. R. Huntzinger, A. Tiberj and J. Camasse. 
Electrical properties of the graphene/4H-SiC (0001) interface probed by scanning current 
spectroscopy. Phys. Rev. B 80, 241406 (2009). 
19. Y. Qi, S. H. Rhim, J. F. Sun, M. Weinert and L. Li. Epitaxial graphene on SiC (0001): More 
than just honeycombs. Phys. Rev. Lett. 105, 085502 (2010). 
20. X. Li et al. Large-area synthesis of high-quality and uniform graphene films on copper foils. 
Science 324, 1312 (2009). 
21. V. Geringer et al. Intrinsic and extrinsic corrugation of monolayer graphene deposited on 
SiO2. Phys. Rev. Lett. 102, 076102 (2009). 
22. S. Shivaraman, L. H. Herman, F. Rana, J. Park and M. G. Spencer. Schottky barrier 
inhomogeneities at the interface of few layer epitaxial graphene and silicon carbide. Appl. 
Phys. Lett. 100, 183112 (2012). 
23. M. J. Tadjer et al. Step edge influence on barrier height and contact area in vertical 
heterojunctions between epitaxial graphene and n-type 4H-SiC. Appl. Phys. Lett. 104, 073508 
(2014). 
24. Z. H. Ni, W. Chen, X. F. Fan, J. L. Kuo, A. T. S. Wee and Z. X. Shen. Raman spectroscopy 
of epitaxial graphene on a SiC substrate. Phys. Rev. B. 77, 115416 (2008). 
84 
 
25. Y. Zhang, V. W. Brar, C. Girit, A. Zettl and M. F. Crommie. Origin of spatial charge 
inhomogeneity in graphene. Nat. Phys. 5, 722 (2009). 
26. G. F. Sun, J. F. Jia, Q. K. Xue and L. Li. Atomic-scale imaging and manipulation of ridges on 
epitaxial graphene on 6H-SiC(0001). Nanotechnology 20, 355701 (2009). 
27. Y. Zhang et al. Giant phonon-induced conductance in scanning tunneling spectroscopy of 
gate-tunable graphene. Nat. Phys. 4, 627 (2008). 
28. C. Reidl, C. Coletti, T. Iwasaki, A. A. Zakharov and U. Starke. Quasi-free-standing epitaxial 
graphene on SiC obtained by hydrogen intercalation. Phys. Rev. Lett. 103, 246804 (2009). 
29. F. Speck et al. The quasi-free-standing nature of graphene on H-saturated SiC(0001). Appl. 
Phys. Lett. 99, 122106 (2011). 
30. S. Rajput, Y. Y. Li and L. Li. Direct experimental evidence for the reversal of carrier type 
upon hydrogen intercalation in epitaxial graphene/SiC(0001). Appl. Phys. Lett. 104, 041908 
(2014). 
31. N. Petrone et al. Chemical vapor deposition-derived graphene with electrical performance of 
exfoliated graphene. Nano Lett. 12, 2751 (2012). 
32. W. Gannett, W. Regan, K. Watanabe, T. Taniguchi, M. F. Crommie and A. Zettl, Boron nitride 
substrates for high mobility chemical vapor deposited graphene. Appl. Phys. Lett. 98, 242105 
(2011). 
33. J. H. Werner and H. H. Guttler. Temperature dependence of Schottky barrier heights on 
silicon. J. Appl. Phys. 73, 1315 (1993). 
34. S. Chand and J. Kumar. Current transport in Pd2Si/n-Si(100) Schottky barrier diodes at low 
temperatures. Appl. Phys. A 63, 171 (1996). 
35. R. F. Schmitsdrof, T. U. Kampen and W. Monch. Correlation between barrier height and 
interface structure of Ag/Si(111) Schottky diodes. Surf. Sci. 324, 249 (1995). 
 
  
85 
 
 
Figure 5.1: (a) STM image of graphene transferred on Si-SiC substrate annealed at 600 0C (It = 
0.1 nA, Vs = -0.75 V). Inset shows a line profile taken along the dashed line. (b) Atomic resolution 
STM image of graphene ripples (It = 0.2 nA, Vs = -0.2 V). Inset: dI/dV spectra taken at a flat 
region. (c) STM image of a ripple where (d) spatially resolved dI/dV spectra are taken. Inset: 
normal probability distribution of Dirac energy 
 
 
  
Figure 1 (color online): (a) STM image of graphene transferred 
on Si-SiC substrate annealed at 600 0C (It = 0.1 nA, Vs = -0.75 
V). Inset shows a line profile taken along the dashed line. (b) 
Atomic resolution STM image of graphene ripples (It = 0.2 nA, 
Vs = -0.2 V). Inset: dI/dV spectra taken at a flat region. (c) STM 
image of a ripple where (d) spatially resolved dI/dV spectra are 
taken. Inset: normal probability distribution of Dirac energy 
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Figure 5.2: (a) Rectifying I-V characteristics of graphene/C-SiC and graphene/Si-SiC 
Schottky junctions at 310 K (Inset shows device schematic diagram). (b) Temperature 
dependent I-V curves of graphene/C-SiC Schottky junction from 250-340 K (inset shows the 
close-up view of forward bias current). 
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Figure 5.3: (a) Semi logarithmic I-V for graphene/SiC junctions at 310 K. (straight lines 
represent fits to the linear regions). (b) Non-linear Richardson plot for graphene/Si-SiC 
Schottky junction. (c) Barrier height and ideality factor as a function of temperature for 
graphene/SiC Schottky junctions. 
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Figure 5.4: (a) 𝜙𝐵0versus 𝑞/2𝑘𝑇 and (b) flat band barrier height 𝜙𝐵𝑓  versus T for 
graphene/SiC junctions in temperature range 250-340 K. (c) Zero-bias barrier height as a 
function of ideality factor for same junctions. 
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Chapter 6 
Inhomogeneity in barrier height at graphene/Si (GaAs) 
Schottky junctions 
 
6.1  Introduction 
In chapter 5, graphene/SiC Schottky junctions were investigated by using STM/S and temperature 
dependent I-V measurements. In such junctions, a temperature dependence of SBH and ideality 
factor was observed and attributed to intrinsic interface inhomogeneities [1]. In the absence of 
interface states in hydrogen passivated SiC substrates, the electronic properties were found directly 
correlated to interface topographic corrugations which come from graphene ripples, ridges and 
SiC steps as revealed by STM/S [2]. However, such assumption would not be valid for the 
semiconductors which are more prone to form thin oxide layer even after proper cleaning e.g. Si 
and GaAs. Similar to SiC case, graphene Schottky junctions with Si and GaAs have also been 
demonstrated in various electronic, optoelectronic and sensing applications [3-8]. However, the 
effect of interface inhomogeneities on junction parameters and conduction mechanism is not 
addressed, especially in presence of interface states.  
In this chapter, the effect of both types of inhomogeneities (intrinsic due to graphene ripples 
and ridges, and extrinsic coming from interface states) on the electrical properties of graphene/Si 
and graphene/GaAs Schottky junctions is investigated by using STM/S and temperature dependent 
I-V measurements. Similar to graphene/SiC junctions, the observed increment in SBH and 
decrement in ideality factor with increasing temperature is attributed to the inhomogeneous 
interface. However, in contrast to SiC, no direct correlation to topographic variations is found for 
graphene Schottky junctions with Si and GaAs.  
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6.2  Results 
The Schottky junctions are fabricated by transferring chemical vapor deposited (CVD) graphene 
onto n-type Si (111) and GaAs (100) with carrier densities Nd ~ 1017 cm-3 and ~1016 cm-3, 
respectively. Detailed information about substrate preparation and device fabrication is given in 
chapter 4. T dependent I-V measurements are carried out using a Keithley 2400 source meter 
between 215 and 350 K. STM/STS is carried out at liquid nitrogen temperature. The 𝑑𝐼/𝑑𝑉 
tunneling spectra are acquired using lock-in detection by turning off the feedback loop and 
applying an AC modulation of 9 mV (r.m.s.) at 860 Hz to the bias voltage. 
6.2.1  STM/STS on graphene/Si and graphene/GaAs junctions 
The surface morphology of transferred graphene is first characterized by STM. Fig. 6.1(a) shows 
an image of graphene/Si substrate after annealing at ~300oC in UHV for 30 min. Clearly evident 
is a non-uniform surface with vertical undulations of ~0.5 nm over length scales of tens of 
nanometers (marked by a circle), likely due to roughness of the underlying Si substrate. Fig. 6.1(b) 
is a close-up view showing the characteristic graphene honeycomb lattice that is continuous over 
these fluctuations. These features are similar to earlier STM studies of graphene ripples [9,10], 
which are attributed to either graphene in contact with the underlying substrate (dark regions), or 
buckled up from it (bright regions). 
 The electronic properties of the graphene are further investigated by tunneling 
spectroscopy. Fig. 6.1(c) shows spatially resolved 𝑑𝐼/𝑑𝑉 spectra taken across a ripple at locations 
marked in Fig. 6.1(b) for graphene/Si. All spectra exhibit two characteristic minima, one at zero 
bias (𝐸𝐹) caused by phonon-assisted inelastic tunneling [11], and the other at negative bias marked 
by downward arrows attributed to the Dirac point (𝐸𝐷), indicating n-type doping [12]. Moving 
from bright to dark to bright regions [Fig. 6.1(c)], while 𝐸𝐷 varies between 105 and 130 meV, no 
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direct correlation is found to the topographic fluctuations, in contrast to the case of graphene 
transferred on SiC substrates [1,2]. In addition, atop the brightest regions (spectra 1-3 and 7, 8) 
peaks also appear, as marked by upward arrows, possibly due to states arising from disorder from 
the partial hydrogen termination of the Si substrate [13]. 
 Similar features are observed for graphene/GaAs as shown in Fig. 6.2(a). Large scale 
corrugations of ~ 1 nm in height and hundreds of nm in width likely originated from substrate 
roughness. At the atomic scale, ripples ~ 0.35 nm in height are also seen (Fig. 6.2(b)). A series of 
𝑑𝐼/𝑑𝑉 spectra, taken at positions 1-11 in Fig. 6.2(b), are shown in Fig. 6.2(c). While all spectra 
exhibit the similar phonon-assisted inelastic tunneling [11] at 𝐸𝐹, the Dirac point (marked by 
downward arrows) is now above 𝐸𝐹, indicative of p-type doping. Again, fluctuations in Dirac 
energy between 110 and 160 meV are also observed, but with no direct correlation is found with 
the undulation of the ripples. Likely substrate disorder induced states peaked at ~0.24 eV are again 
observed at some locations (spectra 1-3, 5).  
 The local fluctuations in the Dirac point lead to variation in carrier concentration (n(p)) 
that can be calculated by 
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2
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hv
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
, where 𝑣𝑓 is the Fermi velocity of graphene (~ 
c/300, where c is the speed of light) and h the Plank’s constant. This yields variations of 3.79×1010 
cm-2 and 1.57×1011 cm-2 in electron and hole concentrations for graphene/Si and graphene/GaAs 
junctions, respectively. 
 These observations clearly indicate that graphene is prone to ripple formation when 
interfaced with Si and GaAs substrates, similar to CVD graphene transferred on hydrogen-
terminated SiC substrates [1, 2 and exfoliated graphene on SiO2
 [10]. Interestingly, unlike the 
graphene/SiC junctions, the spatial variations in 𝐸𝐷 for both junctions do not follow the 
topographic fluctuations [1, 2]. The local carrier fluctuations due to Dirac point variation 
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nevertheless results in electron and hole puddles, similar to that of graphene / SiO2
 [10]. As 
discussed below, this inherent spatial inhomogeneity in graphene can lead to fluctuations in the 
SBH determined by the temperature dependent I-V measurements. 
6.2.2 I-V measurements on graphene/Si and graphene/GaAs junctions 
Between 215 and 350 K, both graphene/Si and graphene/GaAs junctions show rectifying I-V, as 
shown in Fig. 6.3(a) and (b), respectively, suggesting the formation of Schottky diodes. The 
thermally excited transport across the junction follows the TE model [14]  
𝐼(𝑇, 𝑉) = 𝐼𝑆(𝑇) [𝑒𝑥𝑝 (
𝑞𝑉
𝜂𝑘𝑇
) − 1]                                                   [6.1] 
where V is the applied voltage, q the electron charge, k the Boltzmann’s constant, and η the ideality 
factor. The saturation current, Is (T), can be expressed as [14] 
𝐼𝑆(𝑇) = 𝐴𝐴
∗𝑇2𝑒𝑥𝑝 (
−𝑞𝜙𝐵0
𝑘𝑇
)                                                        [6.2] 
where A is the diode area, A* the effective Richardson constant of the semiconductor, and 𝜙𝐵0the 
zero bias SBH, which can be obtained from the extrapolation of 𝐼𝑆(𝑇) in the semi-log forward 
bias 𝑙𝑛(𝐼) − 𝑉    
𝜙𝐵0(𝑇) =
𝑘𝑇
𝑞
𝑙𝑛 (
𝐴𝐴∗𝑇2
𝐼𝑆
)                                                           [6.3]
 
The ideality factor is a dimensionless parameter that accounts for any deviation from the standard 
TE theory (𝜂 = 1 for an ideal junction), and can be calculated from the slope of the linear region 
of the forward 𝑙𝑛(𝐼) −  𝑉 
𝜂 =
𝑞
𝑘𝑇
(
𝑑𝑉
𝑑(𝑙𝑛𝐼)
)                                                                       [6.4] 
Temperature dependent forward bias 𝑙𝑛(𝐼) − 𝑉 plots of graphene/Si and graphene/GaAs junctions 
are shown in Fig. 6.4(a) and (b), respectively. At low bias voltages, both are linear over ~3-4 orders 
of current, and the deviation from the linearity is likely due to large series resistance [15] in both 
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types of junctions. Fig. 6.5(a) shows the temperature dependence of ϕB0 and 𝜂, calculated using 
equations [6.3] & [6.4], with a total diode area of 1.62 mm2 (=2×0.9×0.9 mm2), and Richardson 
constant of 1.12×106 Am-2 K-2 and 0.41×104Am-2K-2 for n-Si [16] and n-GaAs [17], respectively. 
For graphene/Si, 𝜙𝐵0 increases from 0.66 to 0.82 eV and 𝜂 decreases from 2.62 to 1.66 from 215 
to 350 K. A similar trend is also seen for graphene/GaAs, where 𝜙𝐵0 changes from 0.48 to 0.62 
eV and η varies from 1.88 to 1.44. This temperature dependence clearly deviates from the ideal 
TE theory, suggesting barrier inhomogeneities [18-20]. 
 This is further supported by the analysis of the Richardson plot, 𝑙𝑛(𝐼𝑆/𝑇
2) 𝑣𝑒𝑟𝑠𝑢𝑠 1000/𝑇 
[Fig. 6.5(b)]. The deviation from the linearity below 275K indicates temperature dependent barrier 
height for both junctions. Linear fitting of the data above ~275 K (dashed line) yields SBH of 0.47 
and 0.36 eV, and 𝐴∗ of 1.04×101 and 8.72×10-1 Am-2K-2 for Si and GaAs, respectively. The large 
deviation of 𝐴∗ from the known experimental values of 1.12×106 Am-2K-2 for Si and 0.41×104 
Am-2K-2 for GaAs clearly indicates inhomogeneous SBHs due to potential fluctuations at the 
interface [21]. 
6.3 Discussion 
Assuming a Gaussian distribution of the barrier height, the deviation from ideal TE theory can be 
explained by the Werner model [22] that correlates the mean (𝜙𝑏𝑚) and apparent (𝜙𝐵0) barrier 
height as follows 
𝜙𝐵0(𝑇) = 𝜙𝑏𝑚 −
𝑞𝜎𝑆
2
2𝑘𝑇
                                                                [6.5] 
where 𝜎𝑆  is the standard deviation. Fig. 6.6 (a) shows the plot of 𝜙𝐵0(𝑇) as a function of 𝑞/2𝑘𝑇 
which yields a mean barrier height of 1.104 eV and 𝜎𝑆   = 141 mV for graphene/Si, and 0.76 eV 
and 𝜎𝑆  =98 mV for graphene/GaAs.  
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 The modified Richardson plot,[ 𝑙𝑛(𝐼𝑆/𝑇
2) − 𝑞2𝜎𝑆
2/2𝑘2𝑇2] 𝑣𝑠 1000 𝑇⁄ , is shown in Fig. 
6.6 (b). Since  
𝑙𝑛 (
𝐼𝑆
𝑇2
) − (
𝑞2𝜎𝑆
2
2𝑘2𝑇2
) = 𝑙𝑛(𝐴𝐴∗) −
𝑞𝜙𝑏𝑚
𝑘𝑇
                                      [6.6]
 
this plot should be a straight line with the mean barrier height (𝜙𝑏𝑚) determined by slope and y-
intercept [𝑙𝑛(𝐴𝐴∗)] that would directly yield A*. The mean barrier height is found to be 1.15 eV 
for graphene/Si and 0.74 eV for graphene/GaAs, with corresponding Richardson constants of 
1.14×106 and 0.27×104 A m-2K-2, respectively, in much better agreement with previously defines 
values.  
 Alternately, the barrier inhomogeneities can be considered by calculating the flat band 
barrier height 𝜙𝑏𝑓, an intrinsic parameter given by [23] 
𝜙𝑏𝑓 = 𝜂𝜙𝐵0 − (𝜂 − 1)𝜁                                                        [6.7] 
where 𝜁 =  (𝑘𝑇/𝑞)𝑙𝑛(𝑁𝐶/𝑁𝑑), and 𝑁𝐶  =  2(2𝜋𝑚
∗𝑘𝑇/ℎ2)3 2⁄ is the effective density of states, 
and 𝑁𝑑 the donor concentration. Fig. 6.7(a) & 6.7(b) show 𝜙𝑏𝑓 as a function of temperature, where 
the dashed line is a linear fit with 
𝜙𝑏𝑓(𝑇) = 𝜙𝑏𝑓(0) + 𝛼𝑇                                                      [6.8] 
where 𝜙𝑏𝑓(0) is the zero-temperature flat band barrier height and 𝛼 the temperature coefficient. 
This yields 𝜙𝑏𝑓(0) of 1.54 and 0.86 eV with 𝛼 = 6.48×10
-4 and 1.09×10-4 eV K-1 for graphene/Si 
and graphene/GaAs, respectively. Clearly, the flat band barrier heights 𝜙𝑏𝑓(0) are not only always 
greater than the zero bias values 𝜙𝐵0 but are also with a weak temperature dependence. 
In addition, equation [6.7] also correlates the measured zero bias SBH 𝜙𝐵0 and ideality 
factor𝜂. For homogeneous junction,𝜂 = 1, thus 𝜙𝑏𝑓 = 𝜙𝐵0. For inhomogeneous junctions, 𝜂 is 
always greater than one. In the current case, since the magnitude of 𝜙𝐵0 is more than 10× greater 
than ζ for graphene/Si and ~5× greater for graphene/GaAs junctions, the term 𝜂𝜙𝐵0 is much larger 
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than 𝜁(𝜂 − 1), hence𝜙𝐵0 ~ 𝜙𝑏𝑓 𝜂⁄ . Two conclusions can be drawn. First, the flat band barrier 
height 𝜙𝑏𝑓 is always greater than the zero bias value 𝜙𝐵0 since 𝜂 is greater than one, consistent 
with experimental data. Second, in the limits when 𝜂 is small (or large), e.g., < 2.6, a linear 
relationship (with a negative slope) between 𝜙𝐵0 and 𝜂 can be approximated. 
  Indeed, as shown in Fig. 6.8, a linear relationship provides an excellent fit for the plot of 
the zero bias barrier heights as a function of ideality factor, similar to earlier studies of 
graphene/SiC [1] and Ag/Si [24] Schottky junctions. Extrapolation of the barrier height at the unity 
ideality factor leads to barrier heights of 0.98 eV and 0.72 eV for graphene/Si and graphene/GaAs 
junctions, respectively. These values are in good agreement with the mean SBH values obtained 
from the temperature dependent apparent barrier heights in Fig. 6.6(a) and modified Richardson 
plot in Fig. 6.6(b), confirming that transport across the graphene/Si and graphene/GaAs Schottky 
junctions is consistent with modified thermionic emission with a Gaussian distribution of barrier 
heights. 
 In summary, graphene/Si and graphene/GaAs Schottky junctions are investigated using 
atomic resolution STM imaging, dI/dV tunneling spectroscopy, and temperature dependent I-V 
measurements. The temperature dependent zero bias barrier height and ideality factor show clear 
deviations from the standard thermionic emission theory, which is explained by barrier height 
fluctuations caused by Dirac point inhomogeneities likely induced by semiconductor substrate 
disorder. Together with our earlier work on the graphene/SiC Schottky junctions, where Dirac 
point fluctuations correlate directly with topographical undulations of graphene ripples [11, 12], 
these findings reveal two types of intrinsic inhomogeneities that can cause barrier height 
fluctuations in graphene / semiconductor Schottky junctions. Which mechanism dominates will 
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depend on the nature of the semiconductor (e.g., polar vs non-polar), and/or the degree of disorder 
and roughness of the semiconductor surface.  
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Figure 6.1: (a) STM image of CVD graphene transferred onto n-Si substrate (It = 0.1 nA, Vs = -
0.65 V). (b) Atomic resolution STM image of graphene ripples (It = 0.1 nA, Vs = -0.3 V). (c) 
Spatially resolved dI/dV spectra taken at the locations marked in (b).  
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Figure 6.2: (a) STM image of CVD graphene transferred onto n-GaAs substrate (It = 0.1 nA, Vs 
= -0.3 V). (b) Atomic resolution STM image of graphene ripples (It = 0.2 nA, Vs = -0.3 V). (c) 
Spatially resolved dI/dV spectra taken at the locations marked in (b).  
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Figure 6.3: (a) Temperature dependent I-V curves of graphene/Si Schottky junction between 215 
and 350 K (inset: schematic diagram of the device). (b) Temperature dependent I-V curves of 
graphene/GaAs Schottky junction (inset: close-up view of forward bias current).  
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Figure 6.4: Temperature dependent semi-logarithmic forward bias I-V curves of (a) graphene/Si 
and (b) graphene/GaAs Schottky junctions, respectively.  
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Figure 6.5: (a) Zero bias barrier height (𝜙𝐵0) and ideality factor (𝜂) as a function of temperature 
for graphene/Si and graphene/GaAs Schottky junctions. (b) Richardson plot for graphene/Si and 
graphene/GaAs.  
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Figure 6.6: (a) Apparent zero bias barrier height 𝜙𝑎𝑝 vs as a function of 𝑞/2𝑘𝑇 for graphene/Si 
and graphene/GaAs junctions. (b) Modified Richardson plot for the same junctions. 
 
  
104 
 
 
Figure 6.7: Flat band barrier height 𝜙𝑏𝑓 as a function of temperature for (a) graphene/Si and (b) 
graphene/GaAs junctions.  
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Figure 6.8: Zero-bias barrier height (𝜙𝐵0) as a function of ideality factor (𝜂) for the same 
junctions. 
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Chapter 7 
Spatial inhomogeneity in Schottky barrier height at 
graphene/MoS2 Schottky junctions 
 
7.1  Introduction 
The effect of intrinsic and extrinsic inhomogeneities on characteristics parameters of graphene/3D 
semiconductors (SiC, Si and GaAs) Schottky junction has been discussed in chapter 5 and 6. From 
that work, it can be concluded that the presence of graphene ripples, ridges, substrate steps and 
interface states at junction interface leads to temperature dependent barrier height and ideality 
factors [1, 2]. Such behavior deteriorates the device performance, therefore must be avoided. One 
possible solution is to replace 3D conventional semiconductors with their 2D counterparts. Similar 
to 3D semiconductors, graphene/2D semiconductor Schottky diodes has also been used in various 
electronic, optoelectronic and flexible device applications [3-8]. It is the weak (van der Waals) 
inter-layer and strong (covalent) intra-layer bonding which makes them better candidate for 
graphene based Schottky junctions [9, 10]. Recently, the existence of ripple free graphene on top 
of 2D semiconductors is reported, attributed to the van der Waals interlayer bonding [11, 12]. 
Furthermore, the lack of unsaturated dangling bonds in 2D semiconductor allows to form an 
interface states free junction with graphene [12]. Nevertheless, there are few studies where a 
substantial carrier scattering and density fluctuation is observed in graphene/2D semiconductors 
heterostructures, which is attributed to local defects such as S vacancies [13]. Therefore, the actual 
picture at junction interface is not clear, which motivates us to explore graphene/MoS2 junctions. 
 In this chapter, we fabricate graphene/MoS2 Schottky junctions and investigate their atomic 
structures and transport properties by STM/STS and temperature dependent I-V measurements. 
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Several topographic deformations including atomic scale Moiré patterns, nanoscale graphene 
ridges, and ripples are observed, leading to a spatially inhomogeneous interface. The 
graphene/MoS2 junctions exhibit rectifying I-V characteristics with an increase in zero bias SBH 
and decrease in ideality factor with increasing temperature, attributed to the spatial 
inhomogeneities present at the interface.  
 
7.2  Results 
To fabricate the graphene / MoS2 Schottky junctions, multilayer MoS2 flakes (~100 nm thick) are 
first exfoliated from MoS2 bulk crystals (2D semiconductor Inc.) using thermal release tape under 
ambient conditions. They are then transferred onto hydrogen etched n-type 6H-SiC (0001) 
substrates. Electrodes are formed by ~50 nm gold (Au) deposited by electron beam evaporation 
(base pressure ~ 2×10-6 Torr) at room temperature. One Au electrode is deposited directly onto 
MoS2, while the second one is isolated by ~ 60 nm Al2O3 layer. Finally, chemical vapor deposited 
monolayer graphene (Graphene Platform, Inc.) is transferred on MoS2/SiC with pre-patterned 
electrodes using the well-established PMMA assisted method as described in chapter 3. These 
devices are annealed at 300oC for 5 hours in an argon + hydrogen atmosphere to reduce polymer 
residues. The transfer of graphene is confirmed by atomic force microscopy (AFM) in ambient 
conditions, and scanning tunneling microscopy (STM) in ultra-high vacuum (UHV) with a base 
pressure of 1×10-10 Torr. 𝑑𝐼/𝑑𝑉 tunneling spectra are acquired at liquid nitrogen temperature 
using lock-in detection by turning off the feedback loop and applying an AC modulation of 12 mV 
(r.m.s.) at 860 Hz to the bias voltage. Temperature dependent 𝐼 − 𝑉 measurements are carried out 
using a Keithley 2400 source meter between 210 and 300 K.  
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7.2.1 AFM/STM/STS Results 
Prior to graphene transfer, the surface of exfoliated MoS2 flakes was imaged using AFM, as shown 
in Fig. 7.1(a), where a flat surface morphology is observed with a 14 nm height step running 
diagonally across. A close up view of the MoS2 surface obtained by STM indicates presence of 
defects [shown in Fig. 7.1(b)], likely sulfur vacancies that are typically present in mechanically 
exfoliated samples [14, 15]. From a number of similar STM images, we estimate a defect density 
on the order of 1011 cm-2 in our samples, two orders of magnitude smaller than those reported for 
exfoliated monolayer MoS2 [14].  
After graphene transfer, however, the surface exhibits a non-uniform morphology with the 
presence of ridges and water puddles [as shown in Fig. 7.1(c)], as marked by an arrow and a circle, 
respectively. Graphene ridges, a few nm in height, tens of nm in width, and hundreds of nm in 
length, are bulged regions of graphene that occur during CVD growth due to the negative thermal 
expansion coefficient of graphene, which are clearly preserved during the transfer process. Water 
puddles are likely formed between graphene and MoS2 during transfer, some of which remained 
even after annealing at 300oC for 2 hours in UHV. As shown in Fig. 7.1(c), while the density of 
water puddles is reduced due to the dissipation of smaller ones, the annealing does not eliminate 
the larger ones. On the flat areas, on the other hand, nanoscale topographic fluctuations of ~0.2 nm 
in height are observed, similar to those found on graphene on SiC and SiO2 substrates [16, 17]. 
Clearly, the graphene/MoS2 interface is not homogeneous as previously believed [11], or at least 
for the polymer based transfer method. Features such as ridges, ripples, and water puddles all 
contribute to spatial inhomogeneities. 
Furthermore, atomic scale periodic topographic corrugations, known as Moiré patterns, are 
also observed in atomic resolution STM images [Fig. 7.2(a)]. A line profile taken along the blue 
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line in Fig. 7.2(a) indicates a periodicity of 0.95 nm [Fig. 7.2(b)]. This periodicity is a function of 
the relative rotation angle, and thus varies spatially due to random alignment between 
polycrystalline CVD graphene and MoS2 [12, 13]. The corrugation due to the Moiré structure is 
only ~ 0.1 nm [Fig. 7.2(b)], smaller than that observed for graphene on h-BN substrate [18].   
Moiré patterns are known to modulate the local electronic properties such as those in 
graphene/h-BN [19], here we investigate their impact on graphene/MoS2 junctions using scanning 
tunneling spectroscopy. Fig. 7.2(c) shows the differential conductance (𝑑𝐼/𝑑𝑉) spectra taken at 
bright and dark regions of the Moiré pattern in Fig. 7.2(a). Two characteristic minima are seen one 
at zero bias (𝐸𝐹) due to phonon-assisted inelastic tunneling [20], and the other at 0.12 V below the 
Fermi level attributed to the Dirac point (𝐸𝐷), indicating n-type doping. No variation in 𝐸𝐷 is 
observed between the bright and dark regions of the corrugation, indicating that these atomic scale 
Moiré patterns do not contribute to electronic fluctuations at these graphene/MoS2 junctions. 
Nonetheless, these findings indicate inherent spatial inhomogeneities such as ridges and ripples at 
the graphene/MoS2 interface, which can lead to fluctuations in the SBH as revealed by the 
temperature dependent I-V measurements discussed below. 
7.2.2 Temperature dependent I-V measurements 
Temperature dependent I-V measurements are carried out on Au/graphene/MoS2/Au junction 
between 210 and 300 K. Before fabricating graphene/MoS2 heterojunctions, ~ 50 nm Au pads are 
deposited on MoS2 flakes to form Ohmic contact. Fig. 7.3(a) shows the temperature dependent I-
V measurements of one such Au/MoS2/Au junction (a schematic diagram of the device is shown 
in the inset). A linear behavior is observed for this temperature range, indicating Ohmic contact 
between the Au and MoS2. Others and our own work have also shown that Au also forms Ohmic 
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contact with graphene [1, 2, 20], hence our transport measurements should be dominated by the 
graphene/MoS2 Schottky junctions. 
Fig. 7.3(b) shows the temperature dependent I-V measurements of an 
Au/graphene/MoS2/Au junction. A characteristic rectifying behavior is seen, indicative of 
Schottky contact formation between the graphene and MoS2. The increase in forward bias current 
with increasing temperature suggests thermally activated transport across the junction that can be 
expressed by standard TE model [21] 
𝐼(𝑇, 𝑉) = 𝐼𝑆(𝑇) [𝑒𝑥𝑝 (
𝑞𝑉
𝜂𝑘𝑇
) − 1]                           [7.1]
 
where 𝑉 is the applied voltage, 𝑞 the electron charge, 𝑘 the Boltzmann’s constant, and 𝜂 the ideality 
factor. The saturation current, 𝐼𝑆(𝑇), can be expressed as [21] 
  𝐼𝑆(𝑇) = 𝐴𝐴
∗𝑇2𝑒𝑥𝑝 [
−𝑞𝜙𝐵0
𝑘𝑇
]       [7.2]
 
where A is the diode area, 𝐴∗ the effective Richardson constant of the semiconductor, and 𝜙𝐵0 zero 
bias SBH, which can be obtained from the extrapolation of 𝐼𝑆(𝑇) in the semi-log forward bias 
𝑙𝑛(𝐼) − 𝑉 [21]   
  𝜙𝐵0(𝑇) =
𝑘𝑇
𝑞
𝑙𝑛 (
𝐴𝐴∗𝑇2
𝐼𝑠
)       [7.3] 
The ideality factor can be calculated from the slope of the linear region of the forward 𝑙𝑛(𝐼) −  𝑉 
plot [33]  
       𝜂 =
𝑞
𝑘𝑇
(
𝑑𝑉
𝑑(ln 𝐼)
)         [7.4] 
Fig. 7.4(a) shows the temperature dependence of 𝜙𝐵0 and η, calculated by using Equations [7.3] 
& [7.4], with a total diode area 𝐴 of ~5mm2, and Richardson constant 𝐴∗of 5.40×105 Am-2 K- 2 for 
MoS2 [22]. For graphene/MoS2, 𝜙𝐵0 increases from 0.42 to 0.58 eV and 𝜂 decreases from 3.09 to 
2.11 between 210 and 300 K, a behavior indicating clear deviation from the ideal TE theory, thus 
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barrier inhomogeneities [23]. 
This is further supported by the analysis of the Richardson plot,𝑙𝑛 (𝐼𝑆/𝑇
2) versus 1000/𝑇, 
obtained from Equation [7.2]. For temperature independent SBH, this plot should yield a straight 
line with a slope and intercept indicating the SBH and ideality factor, respectively [21]. However, 
a nonlinear behavior is observed for graphene/MoS2 junction, as shown in Fig. 7.4(b), indicating 
temperature dependent barrier height, consistent with that shown in Fig.7.4(a). Linear fitting of the 
higher temperature data points [dashed line in Fig. 7.4(b)] yields a SBH of 0.31 eV, and 𝐴∗of 
1.04×10-1 Am-2K-2 for MoS2. The large deviation of 𝐴∗ from the known value of 5.40×105 Am-
2K-2 (for MoS2 bulk
25) indicates inhomogeneous SBHs resulting from potential fluctuations at the 
interface [24, 25]. 
 
7.3  Discussion  
Temperature dependent SBH and ideality factor can potentially be explained by taking into 
account tunneling and image force in the ideal TE theory. For heavily doped semiconductors 
and/or at low temperatures, electrons can tunnel across the Schottky barrier with a characteristic 
tunneling energy 𝐸00 [26] 
                     𝐸00 =
ℏ
2
√
𝑁𝑑
𝑚∗𝜖𝑠
       [7.5] 
where 𝑁𝑑  is the donor concentration, 𝑚
∗the electron effective mass, and 𝜖𝑆the dielectric constant 
of MoS2. Given 𝑁𝑑= 5.0×10
15 cm-3, 𝜖𝑆~11, and 𝑚
∗~ 0.71𝑚0 [22, 27, 28], this yields an 𝐸00 of 
0.47 meV, much smaller than the thermal activation energy of 26 and 18 meV at 300 and 210 K, 
respectively. This suggests that tunneling is negligible in our measurement temperature range. 
Furthermore, temperature dependent ideality factor, including a tunneling component, can be 
expressed as [29] 
112 
 
                𝜂𝑡𝑢𝑛𝑛 =
𝑞𝐸00
𝑘𝑇
coth (
𝑞𝐸00
𝑘𝑇
)       [7.6] 
which yields a 𝜂𝑡𝑢𝑛𝑛 of 1.00004 and1.00010 at 300 and 210 K, respectively, for MoS2. Again, 
these values are very close to ideal and much lower than the measured values of 2.10 and 3.17 at 
300 and 210 K, respectively, further confirming that tunneling is not a significant factor in the 
observed temperature dependence of SBH and ideality factor. 
The other possible explanation is image force barrier height reduction due the potential 
associated with charge buildup at metal electrode of Schottky junctions, which can be expressed 
as [21] 
                 Δ𝜙𝑖𝑚𝑓 = √
𝑞𝐸𝑚𝑎𝑥
4𝜋𝜖𝑠
         [7.7] 
where 𝐸𝑚𝑎𝑥 is maximum field at the interface. At 300 K, Equation [7.7] gives 𝛥𝜙𝑖𝑚𝑓= 24.79 meV 
with a maximum electric field 𝐸𝑚𝑎𝑥 of 4.70×10
4 V/cm, and 𝛥𝜙𝑖𝑚𝑓 of 24.20 meV with a maximum 
electric field 𝐸𝑚𝑎𝑥 of 4.50×10
4 V/cm at 210 K. Although there is a decrease in SBH from 300 to 
210 K, the reduction is too low to account for our measured SBH values of 585 and 422 meV at 
300 and 210 K, respectively. Therefore, we conclude that neither electron tunneling nor image 
force lowering can explain the temperature dependent SBH and ideality factor in graphene/MoS2 
junctions. 
To explain the deviation from ideal TE theory, we consider Werner’s potential fluctuation 
model which assumes a continuous distribution of barrier heights at the interface [22]. This model 
correlates the mean (𝜙𝑏𝑚) and apparent (𝜙𝐵0) barrier height as follows [23] 
                   𝜙𝐵0(𝑇) = 𝜙𝑏𝑚 −
𝑞𝜎𝑠
2
2𝑘𝑇
       [7.8]
 
where 𝜙𝑏𝑚 and 𝜎𝑆 are the mean barrier height at 0 K and its standard deviation of a Gaussian 
distribution, respectively. 𝜙𝐵0(𝑇) is plotted as a function of 𝑞/2𝑘𝑇 in Fig. 7.5(a), where linear 
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fitting yields a mean barrier height of 𝜙𝑏𝑚 = 0.96 𝑒𝑉 and𝜎𝑆 = 142 𝑚𝑉, higher than those 
previously reported [25], possibly due to difference in effective area at the junction. 
The Richardson plot, 𝑙𝑛(𝐼𝑆/𝑇
2) versus1000/𝑇, can be modified by combining Equation 
[8.2] and [8.8] [23] 
           𝑙𝑛 [
𝐼𝑠
𝑇2
] − [
𝑞2𝜎𝑠
2
2𝑘2𝑇2
] = ln(𝐴𝐴∗) −
𝑞𝜙𝑏𝑚
𝑘𝑇
     [7.9]
 
As shown in Fig. 7.5(b), a linear plot is observed with a slope yielding a mean barrier height of 
0.97 eV, in excellent agreement with the experimentally observed value of 0.96 eV [Fig. 7.5(a)]. 
The extracted Richardson constant (𝐴∗= 3.35×105 Am-2K-2) is also in much better agreement with 
previously reported values. Thus, the temperature dependence of SBH of graphene/MoS2 
heterostructures can be attributed to a Gaussian distribution of SBHs due to spatial inhomogeneity. 
Alternately, the barrier inhomogeneities can also be considered by calculating the flat band 
barrier height 𝜙𝑏𝑓, an intrinsic parameter, given by [31] 
               𝜙𝑏𝑓 = 𝜂𝜙𝐵0 − (𝜂 − 1)𝜉       [7.10] 
where ζ = (kT/q)ln(Nc/Nd), where Nc = 2MC(2πm*kT/h2)3/2 is the effective density of states, 𝑁𝑑~ 
5.0×1015 cm-3 is the donor concentration in bulk MoS2, and 𝑀𝐶  is conduction band minima (𝑀𝐶  = 
6 for MoS2) [14]. Fig. 7.6(a) shows 𝜙𝑏𝑓 as a function of temperature, where the dashed line is a 
linear fit with [31] 
               𝜙𝑏𝑓(𝑇) = 𝜙𝑏𝑓(0) + 𝛼𝑇       [7.11] 
where 𝜙𝑏𝑓(0)is the zero-temperature flat band barrier height and 𝛼 the temperature coefficient. 
This yields 𝜙𝑏𝑓(0)=1.03 eV with α = 1.02×10
-4 eV K-1 for graphene/MoS2. Clearly, the values of 
𝜙𝑏𝑓  are not only always greater than the 𝜙𝐵0, they also exhibit a weak temperature dependence. 
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In addition, Equation [7.10] also correlates the measured zero bias SBH 𝜙𝐵0 and ideality 
factor 𝜂. For homogeneous junction, 𝜂 = 1, thus 𝜙𝑏𝑓 = 𝜙𝐵0. For inhomogeneous junctions, η is 
always greater than 1. In the current case, since the magnitude of 𝜙𝐵0 is three times greater than 𝜁 
for graphene/MoS2 junctions, the term 𝜂𝜙𝐵0 is much greater than 𝜁(𝜂 − 1), hence 𝜙𝐵0 ~ 𝜙𝑏𝑓/𝜂. 
From here we can draw two conclusions. First, the flat band barrier height 𝜙𝑏𝑓is always greater 
than the zero bias value 𝜙𝐵0for 𝜂 = 1, which is consistent with our experimental data. Second, a 
linear relationship (with a negative slope) between 𝜙𝐵0 and 𝜂 can be approximated in the limits 
when 𝜂 is either close to 1 or much larger than 1. 
Indeed, as shown in Fig. 7.6 (b), a linear relationship provides an excellent fit to the plot 
of the zero bias barrier heights as a function of ideality factor, similar to earlier studies of 
graphene/semiconductor Schottky junctions [1, 2]. Extrapolation of the barrier height at ideality 
factor of unity yields a value of 0.79 eV for graphene/MoS2 junctions, which is in agreement with 
the mean SBH obtained from the temperature dependent apparent barrier heights in Fig. 7.5(a) and 
modified Richardson plot in Fig. 7.5(b). This analysis confirms that transport in graphene/MoS2 
Schottky junctions are consistent with modified thermionic emission theory with a Gaussian 
distribution of barrier heights. 
In summary, we have investigated graphene/MoS2 Schottky junctions using scanning 
probe microscopy/spectroscopy and temperature dependent I-V measurements. Variations in SBH 
and ideality factor with temperature clearly indicate deviation from standard thermionic emission 
theory, which can be corroborated assuming a Gaussian distribution of the barrier height with a 
mean value of 0.96±0.14 eV. This distribution in barrier height is attributed to the interfacial 
inhomogeneities evident from graphene ridges, ripples and water bubbles. These findings reveal 
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the critical role of spatial fluctuations in the intrinsic barrier height in graphene/2D semiconductor 
Schottky junctions. 
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Figure 7.1: (a) AFM image of mechanically exfoliated MoS2 crystal exhibits atomically flat 
surface. (b) STM image of the MoS2 surface (Vs = 0.8 V, It = 0.6 nA). AFM image of CVD 
graphene transferred onto MoS2 before (c) and after (d) annealing in ultrahigh vacuum at 300 °C 
for 2 hours. 
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Figure 7.2: (a) Atomic resolution STM image showing moiré pattern on graphene / MoS2 (Vs = -
0.1 V, It = 1.2 nA). (b) Line profile taken along the blue line marked in (a). (c) 𝑑𝐼/𝑑𝑉 spectra of 
graphene/MoS2 taken at the bright and dark periodic modulations within the Moiré pattern.  
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Figure 7.3: (a) Temperature dependent 𝐼 − 𝑉 curves of Au/MoS2/Au junctions between 210 and 
300 K (inset: schematic diagram of the device). (b) Temperature dependent 𝐼 − 𝑉 curves of 
graphene/MoS2 Schottky junctions (inset: schematic diagram of the device, red segment indicates 
graphene). 
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Figure 7.4: (a) Zero bias SBH and ideality factor as a function of temperature. (b) Richardson 
plot, 𝑙𝑛 (
𝐼𝑆
𝑇2
) versus 1000/𝑇, for graphene/MoS2 junctions. 
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Figure 7.5: (a) Apparent zero bias barrier height (𝜙𝐵0) as a function of 𝑞/2𝑘𝑇for graphene/MoS2 
junctions. (b) Modified Richardson plot, 𝑙𝑛 (
𝐼𝑆
𝑇2
) −
𝑞2𝜎𝑆
2
2𝑘2𝑇2
 versus 1000/𝑇, for the same.  
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Figure 76: (a) Flat band barrier height as a function of temperature, and (b) Zero-bias barrier 
height 𝜙𝐵0 as a function of ideality factor (𝜂) for the graphene/MoS2 junctions. 
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Chapter 8 
Carrier transport in reverse-biased 
graphene/semiconductor Schottky junctions  
 
 
8.1  Introduction 
The investigation of current conduction mechanism in forward biased graphene Schottky junctions 
with 3D (SiC, Si and GaAs) and 2D (MoS2) semiconductors has been reported in last three 
chapters. In forward bias regime, the I-V characteristics of a perfect Schottky junction must follow 
ideal TE theory that assumes a homogeneous junction interface [1]. However, we have already 
shown that the intrinsic (graphene ripples, ridges and substrate steps) and extrinsic 
(interface/surface states) inhomogeneities at graphene/semiconductor junction interface leads to 
non-ideal behavior such as temperature dependent SBH and ideality factor >1 [2-4]. The TE 
theory cannot explain such non-ideal behavior. Therefore, a modified TE model assuming a 
Gaussian distribution of the barrier height is applied to explain the carrier transport in 
graphene/semiconductor inhomogeneous Schottky junctions [5].  
Similar to forward bias regime, graphene/semiconductor Schottky junctions can be used 
under reverse bias, particularly in gas sensing applications due to the exponential dependence of 
the reverse bias current on the SBH [6-11]. Despite showing excellent sensing properties, carrier 
transport across graphene/semiconductor junctions under reverse bias is much less studied. In a 
recent work, strong bias dependent SBHs and non-saturating reverse bias current in graphene/n-Si 
junctions are observed and attributed to interfacial charges [12]. However, a better understanding 
is still required to explain non-saturating current and to describe transport mechanism in 
graphene/semiconductor Schottky junctions under reverse bias.  
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 In this chapter, we present systematic studies of the temperature- and electric-field 
dependence of current and SBH of graphene Schottky junctions with SiC, Si and GaAs under 
reverse bias. We observed a reduction in barrier height with increasing bias for all junctions, 
suggesting electric field enhanced thermionic emission. Further analysis of the field dependence 
of reverse bias current revealed that while carrier transport in graphene/SiC Schottky junctions 
follows the Poole-Frenkel mechanism, it deviates from both the Poole-Frankel and Schottky 
mechanisms in graphene/Si and graphene/GaAs junctions, particularly for low temperatures and 
electric fields. 
 
8.2  Results  
The Schottky junctions are fabricated by transferring chemical vapor deposited (CVD) monolayer 
graphene onto hydrogen-terminated hexagonal SiC [Si-face (0001) and C- face (000 1 )] and Si 
(111), and sulfur-terminated GaAs (100) substrates. The detailed description about device 
fabrication is given in chapter 4. All junctions exhibit rectifying behaviors, as shown in Fig. 8.1(a) 
for graphene/GaAs at 310 K [2, 3]. Under the reverse bias, however, the current rises with 
increasing bias voltage, as better seen in the semi-logarithmic plots for graphene/GaAs and Si-face 
SiC diodes between 250 and 340 K [Fig. 8.1(b) & 8.1(c)]. This is clearly inconsistent with the 
simple TE picture [1]. For 𝑉 < −3𝑘𝑇/𝑞, the reserve bias current must saturate according to 
                                 𝐼(𝑇) = 𝐴𝐴∗𝑇2 𝑒𝑥𝑝 (
−𝑞𝜙𝐵0
𝑘𝑇
) [8.1] 
where A is the junction contact area (~1.96 mm2 for graphene/SiC and 1.62 mm2 for graphene/Si 
and graphene/GaAs), 𝐴∗ the effective Richardson constant (1.46x106, 1.12x106, and 0.41x104 Am-
2K-2 for SiC, Si and GaAs, respectively), and  𝜙𝐵0 zero bias barrier height. Similarly, reverse bias 
dependent current is observed for graphene/C-SiC and graphene/Si Schottky junctions. 
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The non-saturating current under reverse bias suggests that the barrier height is a function 
of the bias voltage, as calculated following Equation [8.1] and shown in Fig. 8.2. At 310 K. The 
calculated 𝜙𝐵0 decreases with increasing reverse bias for all junctions, similar to a previous work 
on graphene/Si Schottky junctions [12,13], with the graphene/GaAs junction showing a lower 
barrier and larger variation. These behaviors suggest low interfacial states at these graphene 
Schottky junctions, since they are known to pin the Fermi level in the semiconductors, which leads 
to reverse current saturation in conventional metal/semiconductor junctions [14]. 
To account for the reduction of barrier height with increasing reverse bias, electric-field 
enhanced thermionic emission is further investigated following the Poole-Frenkel [15] and 
Schottky [16] mechanisms. The reverse current considering Poole-Frenkel emission is given by 
[15]: 
𝐼 ∝ 𝐸 exp (
𝑞
𝑘𝑇
√
𝑞𝐸
𝜋𝜖𝑆
)        [8.2] 
Whereas in the case of Schottky emission it is given by: 
                                𝐼 ∝ 𝑇2 𝑒𝑥𝑝 (
𝑞
2𝑘𝑇
√
𝑞𝐸
𝜋𝜖𝑆
) [8.3] 
where 𝐸 is the applied electric field given by 𝐸 = √
2𝑞𝑁𝐷
𝜖𝑆
(𝑉 + 𝑉𝑏𝑖 −
𝑘𝑇
𝑞
), 𝜖𝑆 is the relative 
dielectric constant of the semiconductor (~9.66 for Si [17]), ND the donor density of the 
semiconductor (~1018 cm-3) [2], V applied bias, and 𝑉𝑏𝑖 the built-in potential. The built-in potential 
is a function of forward-biased SBH and the effective density of states in semiconductor 
conduction band (NC) at room temperature [1], taken as 1.69 x 10
19 for Si-SiC [17]. The mean 
SBH value of 1.16 eV is taken for graphene/Si-SiC Schottky junction [2]. 
Thus, if the Poole-Frenkel effect contributes to the reverse current, then the plot of ln (𝐼/𝐸) 
versus √𝐸 should be linear. Similarly, if a linear plot is found for 𝑙𝑛 (𝐼/𝑇2) versus √𝐸, then the 
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Schottky mechanism is present. Fig. 8.3(a) and8.3(b) shows plots of 𝑙𝑛 (𝐼/𝐸) and 𝑙𝑛 (𝐼/𝑇2) as a 
function of √𝐸, respectively, for the Graphene/Si-SiC Schottky junction. Clearly, both are near 
linear for all temperatures, indicating that both Schottky and Poole-Frenkel emissions are present. 
To distinguish which mechanism the carrier transport is dominated by, we calculate the 
emission coefficient following [15] 
                                           𝑆 =
𝑞
𝑛𝑘𝑇
√
𝑞
𝜋𝜖𝑆
 [8.4] 
where n=1 for Poole-Frenkel and n=2 for Schottky emission. The calculated coefficients are 
compared with that obtained by curve fitting for both Poole-Frenkel and Schottky emissions at 
different temperatures, as shown in Table 8.1 between 250 and 340 K for the Graphene/Si-SiC 
Schottky junction. For the Poole-Frenkel emission, the experimental values are almost ~2-2.3 
times that of the calculated value at all temperatures. For Schottky emission, the experimental 
values are ~3.5 times larger. Similar trend is also found for graphene/C-SiC junction. Thus, carrier 
transport in graphene/SiC Schottky junctions under reverse bias is more consistent with the Poole-
Frenkel mechanism for these temperatures. 
Similar analysis was performed for graphene/GaAs and graphene/Si junctions, as shown 
in Fig. 8.4 and 8.5, where 𝜖𝑆 is taken as 12.9 [18] and 11.7 [19], ND ~10
16 and 1017 cm-3, NC = 
4.70×1017 and 2.86×1019 cm-3 for GaAs, and Si, respectively [17], and the mean SBH values of 
1.14 and 0.76 eV are taken for graphene/Si and graphene/GaAs Schottky junctions [3]. For 
graphene/GaAs [Fig. 8.4(a) & (b)], both the Poole-Frenkel and Schottky emission plots are linear 
above 310 K, suggesting a possible co-existence of both mechanisms at higher temperatures. Again 
the Poole-Frenkel and Schottky emission coefficients must be considered to identify their 
contributions to carrier transport. At 340 K, the Poole-Frenkel coefficient obtained from the fit is 
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0.119 (V/cm)1/2, ~ 16 times the calculated value of 0.007 (V/cm)1/2. For the Schottky emission, the 
experimental value (0.128 (V/cm)1/2) is ~35 times greater than that calculated (0.0036 (V/cm)1/2).  
For the graphene/Si Schottky junction, the Poole-Frenkel and Schottky emission plots are 
shown in Fig. 8.5 (a) & (b). In both cases, although they are still linear at 340 K, non-linearity is 
found for temperatures below 310 K, particularly in the low electric field region. Fittings to the 
linear plots at 340 K yield an experimental emission coefficient of 0.0615 (V/cm)1/2, ~ 8 times 
greater than the calculated value (0.0076 (V/cm)1/2) for the Poole-Frenkel mechanism. For the 
Schottky emission, the experimental value (0.0658 (V/cm)1/2) is ~17 times greater than that 
calculated (0.0038 (V/cm)1/2). 
 
8.3  Discussion 
These results suggest that carrier transport in the reverse-biased graphene/GaAs and graphene/Si 
Schottky diodes deviate from the Poole-Frenkel and Schottky emission, particularly at low 
temperatures and electric fields. This may be due to the much larger depletion width, ~ 0.1-0.5 
μm, for the graphene/Si and graphene/GaAs Schottky junctions, comparable to that reported for 
graphene/Si [20]. For comparison, the depletion width is only ~35-48 nm for the graphene/Si-SiC 
junctions. In addition, other conduction mechanisms such as bias dependent doping [12], i.e., 
electric field dependence of the Fermi level in graphene, should also be taken into account in these 
non-linear regimes. 
In conclusion, reverse-biased graphene/SiC, graphene/GaAs, and graphene/Si Schottky 
junctions are studied by temperature dependent I-V measurements between 250 and 340 K.  A 
reduction in barrier height with increasing reverse bias is observed for all junctions, consistent 
with electric-field enhanced thermionic emission. Analysis of the field dependence of the reverse 
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current reveals that while carrier transport in graphene/SiC Schottky junctions follows the Poole-
Frenkel mechanism, it deviates from both the Poole-Frankel and Schottky mechanisms in 
graphene/Si and graphene/GaAs junctions, particularly in the low temperature and field regimes, 
where field dependent doping in graphene should also be taken into account. These findings 
present the direct experimental evidence for electric-field enhanced thermionic emission in 
graphene/semiconductor Schottky junctions under reverse bias, providing insights on carrier 
transport mechanisms to help improving functionalities of graphene-based devices. 
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Figure 8.1 (color online) (a) I-V curve of graphene/GaAs Schottky junction at 310 K showing a 
rectifying behavior (inset: schematic diagram of the devices). Temperature dependent I-V 
characteristics of (b) graphene/Si-SiC and (c) graphene/GaAs Schottky junctions in the reverse 
bias regime between 250 and 340 K. 
  
132 
 
 
Figure 8.2: Calculated Schottky barrier height 𝜙𝐵0 as a function of reverse bias voltage at 310 K.  
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Figure 8.3: Temperature dependent (a) Poole-Frenkel and (b) Schottky emission plots for 
graphene/Si-SiC Schottky junctions. 
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Figure 8.4: Temperature dependent (a) Poole-Frenkel and (b) Schottky emission plots for 
graphene/GaAs Schottky junctions. 
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Figure 8.5: Temperature dependent (a) Poole-Frenkel and (b) Schottky emission plots for 
graphene/Si Schottky junctions. 
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Table 8.1 Comparison of calculated and experimental Poole-Frenkel and Schottky emission 
coefficients between 250 and 340 K for the graphene/Si-SiC Schottky junction 
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Chapter 9 
Summary and Outlook 
 
9.1 Summary 
When graphene is interfaced with a semiconductor, a Schottky junction with rectifying I-V 
properties forms at the interface. This dissertation investigates the impact of interface 
inhomogeneities on the electronic and transport properties of graphene/semiconductor Schottky 
junctions. 
We transfer CVD grown graphene on SiC, Si, GaAs and MoS2 semiconducting substrates 
to fabricate such Schottky junctions. For graphene/(C- and Si-face) SiC Schottky junctions, we 
observe the formation of graphene ripples and ridges which results an inhomogeneous junction 
interface. We find that the observed fluctuations in graphene Dirac point position are directly 
correlated to such topographic corrugations which leads to variation in SBH. Furthermore, we 
observe temperature dependence of barrier height and ideality factor in I-V-T measurements. To 
explain such behavior, we apply a model of Gaussian distribution of barrier heights, applicable to 
inhomogeneous interface, and obtain a temperature independent SBH. In this work, graphene 
ripples, ridges and SiC steps contribute to inhomogeneity at interface. 
Similar to graphene/SiC junctions, we observe a temperature dependence of junction 
parameters in graphene/Si and graphene/GaAs Schottky junctions too. However, in contrast to 
graphene/SiC, no direct correlation of topographic corrugation with Dirac point fluctuations is 
observed in such Schottky junctions. We observe random fluctuations in Dirac point position and 
attribute it to the interface states and/or charge impurities of semiconductors, more obvious in Si 
and GaAs. Overall, we discover two types of atomic-scale inhomogeneities that cause fluctuations 
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in the SBH at graphene/semiconductor junctions: (a) graphene ripples, ridges and substrate steps 
in SiC, and (b) trapped charge impurities and surface states in Si and GaAs. 
Next, we choose a 2D layer semiconductor; MoS2, to overcome the deteriorating effect of 
interface inhomogeneities. Besides graphene ripples, ridges and small water bubbles, we observe 
atomic scale moiré patterns at graphene/MoS2 junction interface. We notice that there are no 
fluctuations in Dirac point position related to such moiré patterns. However, we still observe a 
temperature dependent barrier height and ideality factor as in previous cases of graphene Schottky 
junctions with conventional semiconductors. Under our experimental conditions, we attribute such 
behavior to graphene ripples, ridges and water bubbles.  
At last, we study the reverse bias characteristics of graphene Schottky junctions with SiC, 
Si, and GaAs. We observe a non-saturating reverse bias current and bias dependent SBH for all 
these junctions. We demonstrate that Poole-Frenkel emission can explain the reverse bias behavior 
of graphene/C- and Si-SiC Schottky junctions. However, the behavior of graphene/Si and 
graphene/GaAs Schottky junctions could not be explained by any of the considered models; Poole-
Frenkel and Schottky emission. These findings reveal the critical role of spatial inhomogeneities 
in the intrinsic SBH in graphene/3D (and 2D) semiconductor Schottky junctions. 
 
9.2 Outlook 
We demonstrate that the formation of graphene ripples and ridges at graphene/semiconductor 
junction interface is inevitable, irrespective of semiconductor type; polar, non-polar, 3D or 2D 
semiconductors. We also demonstrate the negative effects of such features on the transport 
properties of these Schottky junctions. To make better performance devices, several potential 
solutions are given in next sections.  
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9.2.1 Graphene dry transfer process  
It has been reported that a thin layer of PMMA preserves the ripples and ridges of graphene upon 
drying in PMMA assisted wet transfer process [1, 2]. Furthermore, it could cause cracks and tears 
in monolayer graphene. This can be avoided by applying a second layer of PMMA coating before 
dissolving the first PMMA layer [3]. Second layer of PMMA gives relaxation to partially dissolved 
first PMMA layer and allows it to make better contact with substrate. This PMMA double layer 
method provides large size graphene transfer with only a few cracks, holes and less ripples. 
However, the formation of native oxide (particularly in Si) and trapped water cannot be avoided 
due to the involvement of water in such graphene transfer processes.  
Such water dipping related issues can be avoided by using dry transfer method where a thin 
film of PDMS is coated on graphene/Cu and slowly peeled off from Cu substrate [4-6]. Graphene 
is transferred to PDMS due to the higher adhesion force of PDMS-graphene than that between 
graphene-copper. After putting PDMS/graphene onto any substrate, NMP/TBAF solution can be 
used to remove PDMS. Such process provides clean graphene transfer that can offer relatively 
homogeneous junction interface [4-6].   
9.2.2  Nanoscale Schottky junctions 
For graphene/MoS2 Schottky junctions, we observe moiré patterns, which don’t lead to 
fluctuations in Dirac point. This suggests that a Schottky junction fabricated only in the flat area 
can suppress the effect of inhomogeneities. In our work, we find an average flat area of less than 
100  nm2 in all junctions, therefore a device with dimensions in nanometer range can overcome 
the formation of ripples, ridges and other  inhomogeneities.  
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9.2.3  Direct growth of graphene on semiconductors 
Graphene transfer process related complexities and contaminations at junction interface can be 
avoided by CVD growth of graphene directly on any substrate. Recently, CVD growth of 
monolayer graphene on sapphire is reported at ~ 1350oC with H2/CH4 ratio of 10 [7]. This method 
lightens the path to grow graphene directly on semiconductors which would eliminate/reduce the 
spatial inhomogeneities and provide better performance devices. 
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